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During t h e  first twelve months, work on Cmtmct WS 8-5110 was completed 
through phsse IV and reported i n  Mse 6576171. This hduded a conceptual 
study, design and cmstnretiaa of a nm-fQable prototype system, t e s t  and 
evaluation of the prototype, and the  fonmPlatfm of specificatians for the 
des- and development of a flyable system. 
t h i s  earlier work will not be repe8ted here. 
timi to t';iis subject refer eo SW 657617. 
DDiseusaion of the details of 
Also ,  for  a general introduc- 
During the period cuvered by t h i s  repox%, additional study and development 
was accanpliehed. 
and des- proof test of an experimental flight packageo 
However, the major task was that of' design, construction, 
The functional design of the flyable system is, in general, based upon the  
earlier non-flyable prototypeo 
ting Over a w i d e  temperature rmge and at higher speeds, i m I ; m e n t s  w e r e  
required in circui t  and logic design. Addf t imal .  b p m a e n t s  were made to 
achieve revised perfarmanee requirements and t o  simplify the construction and 
repmgrarming of the systeme Where necessary t o  obtain or prwe the solution 
t o  specific circui t  p%obXems, breadboards were cunstmcted and tested Over 
the texpemtm rangeo Detsfls of fmetfond- design improvemats are dis- 
cussed further in S e t i o n  2. A gene&. deseriptim, specifications and 
interface details , principles of operation, and ProgreMming instructions, 
8 f &  covered i n  the Operatfm Manual., JXX 8-39-65-4 
Ifowe~er, t o  meet the requfrements of opera- 
2 
The packaging design of the system groups sfmila compnen%s, related to a 
system Amcticm, ink0 a subassembly. POP example, aL1 integrated circui ts  
performing XogPe functions are included within a logic subasseuibly and con- 
ventfonal caapanentg, inel..udhg msgneties, are included in three (3 )  addi- 
tfopab subassemblies -.- reference memory, buffer memory, and paver converter. 
1-1 
These four (4) subassemblies are mounted to a baseplate, interconnected and 
enclosed w i t h  a cmer. 
i n  design, fabrication and test.  
This arrangement of slabssfiemblies results i n  advantages 
Details of the paeBsging design are given i n  
section 3. 
'Ibe system was constructed and debugged at lo~n temperature t o  correct f b c -  
ti& design and fabrication emrs and faulty eanponents. This was followed 
by tests at high and low temperature t o  locate and correct additional problems 
with system operatfun. 
mental tests. 
'Ibese temperature tests were followed by other environ- 
The system wafi mibJected t o  vibration t.ests w i t h  rnonitor2ng transducers 
attached t o  internal structural membem and system aperation vas manftoreda 
After m o r k  and retest to lower amplification f&etox% of stnrctural memberst 
the system was subjected t o  shock end monjtored ae during vibration tests. 
The environmental tests were coneluded by a combination high temperature- 
aitituiie test to verify e q u a t e  heat t I s n s T e r  by t i e d  canCuciiiatn io i;ne 
baseplate and t o  test for  possible damage t o  the system enclosure because of 
internal preswtre. 
Canclusions f r a n  test  results am that the system, w i t h  design correctfans as 
incorporated in  the unit  under test, vfll peFfom correctly within emiron- 
ments specified in XSEV test method 50M60005 w i t h  two exceptions. 
exceptions are: 1) correct perfoxmanee of the system was pnmen at tempera- 
t u r e s  up t o  +woe (& was + 8 5 O ~ ) ,  ~ n d  2) the - "falsew logic level at 
system inputs &graded f r o m  1.3 volts at roan temperature t o  0.85 vol ts  at 
+s~OC (goal m s  1.0 volt  -rn at +SSOC) o (z;ce A - ~  B rm 
speeirfcatians oi perfonmnce resufslemCats.) 
These two 
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2.1 General 
Following the evaluatim of the feasibi l i ty  breadboard system, improvements 
w e r e  xna,de in the system and circuit design t o  achieve desired performance of 
the experimental fl ight package. 
impmements were made all be discussed. 
w e r e  solved, the discussion of two or  wre areas will be groozped together t o  
Each area, where significant revis ims and 
Where basically similar problems 
m i n f m i z s  repetitimo 
The following list is a srmmaarg of chsnges aad improvements made: 
To m e e t  requlremnts for operatian at higher rates, mer 
a vide texngerature range, end t o  get around peculiari t ies 
of the tntegr&ed logic circuits employed, all counters 
and shift registem yen? ch8nged- 
The pmgmm&le control logic was expanded. 
A new m e t h o d  of ccmtrolling the acceptance of redmdant 
samples fmsl near static dsts chsnnels vere devised and 
hlplfSUeZltd. 
HMiO storage cap&ility vas added t o  the reference memory. 
By use of this mR0 starage capability, the Org3bnizatian of 
the m?fem?nce memory wa6 changed t o  simplify pz'ogpmmlrg 
f o r  specific m u l t i p l e x e r  ccmfigur8tions. 
The buffer memol~g was redesigaed t o  provide a larger 
storage cspscity. 
2-1 
Synchronization and 
improvements and to 
The transmission of 
8-39-66-2 
cmnnu?d logic was changed t o  incorporate 
meet new requirements. 
a code word t o  indicate the  occupancy of 
the buffer memory was substituted for t h e  previous aelay 
measurement code. 
To identify each multiplexer main frame, a code word is trans- 
mitted t o  identifs each main frame, ( t h i s  replaces the previous 
canbination of master fYme identification code word and the 
%ew frame" b i t ) .  
2.2 Colmters 
Esch counter circuit in t he  system yss changed or deleted and some new Ones 
added. 
requirements and/or t o  get around problems due to peculiarities of Texas Instru- 
ments, kc., serier, 
to  these peculiarities). 
The primary reasons for these changes were t o  achieve new perfonesnee 
=-A--A r u ~ ; 1 5 r m &  a cii+usvu --4+- (am- ,-  .-==----- A - n i l ; y  A f'm $afnmat<an relative 
2.2.1 Event Progrananer 
This counter and associated circui ts  provide timin@; outputs t o  initiate l @ c d  
opemtions which are repeated for each data sample. 
a division of 20 and t o  count at the highest system clock rate of 288 KC. 
it m u s t  be synchronized with the multipleBer. It wss found that t h i s  could not be 
achieved by the earlier circui t  ecmfigursticm because of the  problem of presetting 
with the  c i rcu i t  modules ueed (see Appendix A, paragmph l(a)). 
It is required to provide 
Also, 
A c i rcu i t  arrangement was devised to  achieve a division of f ive without the use 
of the preset input of the flip-flops. By preceding the +5 wfth a a4, a a20 
vas achieved capable of counting at a xate in excess of 500 KC, as loaded, mer 
the temperature range of -35 t o  +85OC. 
flops of the counter and t o  provide for fan-out, inverter c i rcui ts  using cmven- 
t iona l  components were used. 
To m s l n t a h  equal loading cm all f l i p -  
Syncbrcmizatian with t h e  multiplexer is achieved 
2-2 
I '  IMSC 8-39-66-2 
1 
I 
t 
E 
by a m l i c a t i m  of a preset pulse, t o  all stages of the counter, for a duration 
of four system clock perfods and at a time when the outputs of the counter are 
not used. 
The s t a t e s  of the +x) coIzlzter are detected by XAND gates as necessary t o  derive 
the necessary timing curtputs. 
troublesane noise spikes appear at the output of the RAED gates. 
the outputs of the NAND gates wes not feasible. 
of an interface flip-flop, fo r  each timing output, vhich is emtrolled by the 
HARD gate output and the sptem clock. 
f lops w e r e  then used. 
defined t u  outputs are produced. 
3ouwer, during transit ions of the counter states, 
Direct use of 
This problem vas solved by use 
The outputs of these interface f l ip-  
This achieved t h e  desired "filtering". Also, w e l l -  
The details of the event programmer are 
Sham in Fig. 2-1. 
2.2.2 Channel Address Counters 
These counters provide the cmplete address of' the data semple which is being 
processed by the data canpressor. Changes t o  these counters were :  
aj TIE a2 w a s  changed t o  provide ror pmgrammmg it for +2 or *4. 
b) The +3, a10, and 930 vere each changed t o  provide fo r  a preset 
durst im of at least 17 system clock pulse periods. 
inputs t o  the flip-flops are used in obtabfng the desired 
countdown of each counter.) Also, associated w i t h  the  preset 
inputs of the  flip-flaps, an improvement was made for synchroni- 
zation v i th  the  rmltiplexer- 
(The preset 
2.2.3 "F counter 
The "K" counter is employed in the implementation of limits for each data sample. 
It is required t o  count at  the system clock rate and t o  repeat a countin@; sequence 
for each data sample. 
The preset duration is now equal t o  six system clock periods. 
The change in t h i s  counter w a s  in  the preset duration. 
2-3 
2.2.4 Output Rate Countdown 
This is actually two counters which pmvide a countdam frcm the system clock 
t o  establish the  output b i t  rste frcm the  system. 
establish the interlace of buffer read operatfans such that reading is  allwed 
t o  occur st odd system clock times (-2j or at aitexmak otiti system clock times 
( ~ 4 ) .  A choice of 152 or m=4 is  made when pro@;rslrrrmng * the system. This 
counter was added because the event proggaumer, as m o d i f i e d ,  is stopped during 
synchranization v i th  t h e  multiplexer. (On the breadboard the  f'unction of t h i s  
m counter was performed by the event progF8mPler.) 
counter is synchrrmized with the  first stage of the event pr0g-r when the  
event programer is counting. 
The m counter is used t o  
The first stage of the  m 
The n counter was m a d e  programmable for s2 through sl7. 
is established by connection of selected flip-flop preset inputs t o  receive a 
preset pulse. The preset pulse generatian circui t  for t h i s  counter was revised 
t o  provide 8 duration of ei ther  3 (for ~ 2 )  or  6 ( for  m=4) system clock pulses. 
Afi a fiirkher pecSlrtian= to avoid preset problems, the clock input t o  the first 
stage of the  n counter is inhibited during the  preset pulse. 
res i s tor  network was ad.ded t o  c o m e t  a problem of reverse propagation in the 
n counter. 
A choice of countdown 
A dide and 
2-2.5 B i t s  Per Word Counter 
This ccnmter counts the nlanber of cmtput reaster shift operations and provides 
a sfgnal t o  indicate when new data should be loaded into the  output register. 
This m u n k r  va8 m o d i f i e d  to permit programming fo r  a countduun of e i ther  16 or 
17, comsponding t o  the desired Outpvt word length- 
2.2.6 m e r  ~rame Counter 
This counter was added t o  provide a mt of multiplexer master frames. 
count of 16 is provided. 
i n i t i a t e s  the  insertian of a buffer occlrpanq code word into the buffer memory .  
A total  
For each sequRnce of 16 master f'rames, an output 
2.2.7 BufPer h m o q  Address Counters 
These two counters uere added t o  continuously monitor the occupsncy of the  
buffer m e m o l y .  
"read" sequencing circuitry. 
address location of t he  "write" sequencing circuitry. 
is a 10 stage simple ripple-through counter. 
these counters is  for inputs t o  a parallel subtractor. 
2 
pcpll word sync code into the system output. 
The "read" counter indicates the current address of the menory 
Similarly, t he  "write" counter indicates the 
Each of these counters 
Primary use of the outputs f r o m  
An output from the 
5 stage of the  "read" counter is also used t o  initiate the  insertion of the  
2.3 Registers 
The use and design of registers in the flyable systern remained essentially the  
same 88 f o r  the nm-flyable feasibi l i ty  breadboard. 
t o  correct preset and shift problems as discussed i n  Appendix A. 
register was arranged t o  permit progrslnming for an output ward length of 16 
or 17 bits, as required. 
M5nor changes w e r e  made 
The output 
2.4 progrannasble Control Logic 
The control logic was rearranged t o  accamnodate sddftiorml inputs and t o  permit 
Prngrarrrrmng . of t h e  inputs in canbinations t o  achieve the desired acceptance 
c r i te r ia .  The additional inputs aceamnodated ineluded channel sample rates, 
time-slat groups (or multiplexer groups), and a special inhibit  signal- 
2-5 Redhmdsnt Seasple C c m t r d ,  
A new rethod was t3evised for ebcceptsnce of redundant data samples which uses 
the difference between availzible transmitter &dwidth and the  bandxidth re- 
qdred fur "significant" data samples in a mrullwrr such thst %he maxjmum t i m e  
between two consecutive data samples9 from a near-static data channel, is 
rninfnized. 
least one data sample is transmitted f r a n  a l l  data channels. 
channels, acceptance of a data sample by "nonaab" acceptance c r i t e r i a  may 
el*ainste the  need t o  t r a n s m i t  8 redundanf s?mple fsaa tho& channels. 
The method devised establishes 8 recycle period durfng which at 
For active dats 
2-5 
A recycle period is defined as the period regaired t o  verify t h a t  at least one 
data sample has been accepted Aom all data channels since the end of the previous 
recycle period. The beginning of a recycle period always coincides with the begin- 
ning of a multiplexer master m e .  
number of multiplexer master frame periods. 
The recycle period w i l l  cmtain a variable 
The state of a tag b i t  in each mfi i n  the reference memory indicates if the word 
has been accepted vithin the present recycle periode A "1" in the tag b i t  signi- 
fies t h a t  the channel has not been accepted since the last recycle period- A "0" 
i n  t h e  tag b i t  signifies that the channel has been accepted, since the last recycle 
period, either by the nomtal acceptance c r i t e r i a  or the redundant ssmple carrtml. 
The tag b i t s  are scanned and vhen all tag b i t s  a m  "O", a neu recycle period is 
star ted e 
Figure 2-2 is a flow diagram of the redundant sample control method. 
ference memory is read, if the tag b i t  fs a "1" the sense amp flip-flop (SAFE') is 
set t o  the "1" state. 
since the starc 01 ule rt=cyLLc: &fie, the S!!-3 Qs Spt, to the ''1" state. 
SAFP is a "0" the no- acceptance c r i te r ia  apply. 
as used here, includes all criteria employed t o  muse acceptance or rejection of 
a data sample other than the redundant sample ccgltrol method under discussfma) 
If the SAFF is 8 "1" and the buffer occupeylcy is not within the rem occupsncy 
range for redundant data acceptance, nonnal acceptance c r i te r ia  are applied. 
the SAFp is a "1" and the buffer is within the requinzd occupancy rsnge for re- 
dundant data acceptance, the dab sample is accepted and a "0" is written into the  
t ag  b i t o  
the tag b i t .  
5.n the  tag b i t .  
a "I", the  Lag bit flip flog ("F) is set t o  the "0" state. 
to  "0" and if it is not the end of a msster fraxne, the next word is read. 
is the end of the master f h m e ,  a check is made t o  determine whether or not the 
TBFF is a "1". 
TBFP is a "O", the TBFF is set to the "1" state and the next word is read. 
When the re- 
If it is the first t i m e  that the channel has been sampled 
If t he  
(~Ormal acceptance c r i te r ia ,  
If 
If the data sample is accepted by narm81 criteria a "0" is writ ten in 
If the data sample is not accepked, the Stgte of the  SAFP is written 
If the data sample is not accepted and tbe state of the SAFP is 
The SAPP is nw set 
If it 
If the 'PBFF is a "I", 8 new reqcle period is started. If the 
2-6 
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2.6 Beference ~emary 
The reference memory was impnrvea in  smew ways. 
destructive readout (RDRO) of data, in combination with destructive readout 
(ESO), ~-4 Us- m e  bit of EDRO s t o m  for addFessing purposes, a 
revised addressing scheme was implemented which simplified the repropamhg 
n e c e s w  t o  accamnodate a change t o  multiplexer format. 
were used t o  improve the lcmg-tern re l iabi l i ty  for stored l i m i t  and priorfty 
i lsxta- C i r c u i t s  vere added, redesigned or  impmved t o  accomplish the  desired 
functions, including operation over the temperature range. 
A capability for non- 
Other IYDRO bits  
2.7 Buffer Memory 
To achieve the best design for  a significantly larger storage capacity, the 
buffer memory was canpletely redesigned. Use of linear-select addressing was 
abandoned in  favor of coincident-current addressing to reduce addressing cir- 
cuitry. New addressing circuitry was developed. Also, the required bipolar 
sense amplifiers w e r e  developed. 
To provide buffer occupancy information, "read" and "write" address counters 
(also see paragraph 2.2.7), a 10 bit parallel subtractor, and progSsrmnsble 
decoding logic, vere added. 
p u c y  i n f o m t f o n  could nut be used w i t h  t he  larger capacity and revised 
organization.) 
t o  the c m t m l  logic. 
(The previous method used t o  derive buffer oecu- 
The outputs of the occupancy decoding logic are fo r  use as inputs 
2-8 s y n c a i ~ & i t w ~ n g i c  
The circuitxy for synchrcmization of the internal data canpressor operations, 
with the multiplexer, y88 revised and impraved in several wayso Revised 
internal sync requirements and the requirement for opemtion at the  14,400 sample 
per second coamnr&tim rate, (288 KC system clock rate), made it necessary t o  
revise the synchronization logic. 
t i on  logic were: 
Changes and improvements t o  the  synchraniza- 
2-7 
a )  ~n interface circui t  was added t o  provide a well defined 
threshold for the input amplitude required t o  activate 
the l&c, t o  filter out high fm-w noise, md 
t o  make the operatian insensitive t o  input rate-&-rise. 
bj Provision vas msde for ppro;~p.amning the sync logic to ac- 
canmodate e i ther  144 ICC or 288 KC system clock rates such 
that correct  t i m i n g  at the sync logic outputs c811 be 
O b t a i n e d .  
e )  wo separate outputs were derived t o  correct* synchronize 
the event programmer and the  channel address counters. 
2.9 CammndLogic 
The comnwnd logic vas revised to accQzppodste one additional address b i t  input, 
required fo r  the carmutation format related t o  the 14,400 sample per second 
cumarktion mte, and t o  pruvide an additional output t o  operate the  FIDRO 
"clear" drivers in  the reference memoqy. A l s o ,  t h e  rimer of b i t s  input, re= 
quired t o  signal that a valid camand is ready, was reduced from two t o  one 
t o  maintain the  to t a l  number of b i t s  inputp required far a comnwndp at twenty 
(20) 0 
2-8 
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Section 3 
PACKAGING ABD MBGHANICAL DESIGN 
3.1 Top Assembly 
The I b t a  Compressor un i t  cansists of a base plate  w i t h  attached subassemblies 
and wiring harness, and a movable  sheet metal  cnrrer, F-s bsse 2ktr zi% 
cover are made of 6061 aluminum a l loy  f o r  high strength, light weight, and 
ease of fabrication. 
w i t h  thickness varying from .25 t o  -90 inches. The cover is made fran a deep 
drawn duminum box and has a flcmged collar attached t o  the  open side. A 4.6 
inch diameter hole i n  one side w a l l  of t he  cover pexmits access to t he  input- 
output connectors which are assembled t o  the  internab structure. 
weight of the e q d p e n t  with cuver installed is approxhately 48 pounds. 
Machined bosses are provided at the corners of t he  base plate t o  provide attach- 
ment points for mounting the  equipent in a space vehicle. 
3/8 inch diameter are provided in the mounting; bosses. 
moved without disturbing the base plate bolts, thus permitting test and repair 
w h i l e  the equipment i s  mounted. 
The base plate is 17.13 inches long by 15.13 inches wide,  
The t o t a l  
Four bo l t  holes of 
The cover may be re- 
The input-output receptacles are Ben- €‘ygmy types. 
neetors are attached t o  a flanged receptacle plate wi th  jam nuts and 0 ring 
gaskets- 
ment structure andbase plate. 
plate t o  float s l ight ly  relative t o  t h e  brackets. The receptacle plate  is sup- 
ported with sufficient r ig id i ty  t o  permit exterior cables to be plugged into it 
when the cover is removed. 
t igh t ly  again& the  inside of the cover by scms ,  after the cmer is installed. 
An 0 ring gasket seals t he  receptacle plate  t o  the cover. 
( ~ ~ 0 7  series) The con- 
Tbe receptacle plate is supported by brackets attached t o  the equip- 
Rubber gram.net connections pemi t  the  receptacle 
The float action pewits the  plate to be drawn 
A ccrmbinatim E.M.I. and pressure sealing gasket is recessed into a groove which 
extends around the periphery of the  base plate. 
plate  t o  the cover flange. 
gage pressure into the filler valve an t he  side of the  cover. 
This gasket seals the base 
The u n i t  is purged by flawing dry nitrogen at 5 ps i  
The pressure of 
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the  gas c w s  a relief valve, mounted 0x1 the top of the cover, t o  open- The 
open relief valve permits a continuous flow of dry gas through the equipnent, 
thereby forcing out humid air. When the nitrogen source is disconnected, the 
----- -'--e- a- nit-- at a slight positive pressure is retained r e i i e P  v t u ~ e :  G A ~ - ~  -.- -J  _ _ _ _  
inside the equipment. 
taminated air, and  prevent,^ mofsture from condensing inside, when the equlpent 
is subjected t o  low ambient temperstwe. 
-.. 
The presence of the  dry gas resists the inflow of cm-  
The Top Assembly is shown i n  Fig. 3-1. 
3.2 Installation of Subassemblies 
me reference memory, buf'fer memory, power supply and logic sections are each 
fabricated 88 separate, independent subassemblies. The lower surface of each 
&assembly is bolted t o  the base platee The upper ends of the reference and 
buffer memories and logic section are bolted t o  a camnon s tmctura l  member; the 
stabilizer frame. 
An in te rcmect ing  wire harness plugs into all subasseniblies. 
l&h subaeserdbly is provided uith input and output connectors. 
3.3 Logic suba8f3=w-y 
The logic circui ts  me packaged in the UES format, vhich is a standard m o d u l a r  
system developed by IMSC. The circuit components are attached to  double sided 
etched circui t  boanb 5.12 inches long by 1.73 inches wide and 1/32 inch thick. 
A 66 pin male caavrector is attached t o  me edge of each c i rcu i t  board. Two 
board subassemblies are fastened with screws t o  a "U" shaped m e t a l  frame; a 
polyurethane foam pad is canpressed between the  boards. 
assexriblies are plugged into an amtq of female cantacts swaged t o  a perforated 
metal plate (matrix). 
extends t o  the  rear of the plateo 
accomplished by w i r i n g  between pins 061 the rear of the plste. 
connected by the Gardner-Denver Wire Wrap technique. 
Twenty-four such frame 
A wire-wrap shank is attached t o  each female contact and 
IntercaMectim of the  frame assemblies is 
The w i r e s  are 
The interconnect area is enclosed by a sheet m e t a l  cover. 
foam is expanded i n  place between the carer and the matrix and fills all the  
voids between the  wires and pins. 
Silicone rubber 
The foam supports the wires and provides 
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resistance t o  vibration dsmzzge. 
required, the soft foam can be easily removed t o  expose the wrapped connections. 
Rails, extending f r a n  the matrix plate, contact bosses an each of the frame 
assemblies. 
screws at the ends of each frame. 
If changes t o  the interconnect pattern are 
The frame assemblies are securely attached t o  the rails by captive 
The matrix, with its frsme assemblies, is sqpported by two post structures 
which extend vertically f r a n  the equlpent base plate. 
are accessible f’ran the side of the equiment vhen the  equipnent caver is 
removed.. 
A l l  the frame assemblies 
3 e 4 Reference Memory 
The reference memory employs six identical magnetic m o d u l e s  paclraged in a flat 
form factor. 
inches thick, and cansist of t w ~  printed circui t  boards 8uppOX”ted by plast ic  
Frames. 
a i  Lhek a ~ ~ ~ i ~ t e t .  fiurtrk of drive and sense wires. 
sections of each module cmtain diodes and switch core assemblies. 
R e a d / W r i t e  Drivers, sense amplifier, and b i t  driver circui ts  are PBClraged i n  
a flat fom factor in modules of the  same dimensions 88 t he  mapetics. 
modules are stacked with the flat sides parallel, and are separated by holluw 
spacers. The stack is farrtenedtogether by threaded rods, which pass through 
the  modules and spacers. 
soldered t o  termlnatians along the edges of the module circui t  boards. 
Read/Write driver c i rcu i t s  are in the  lover two modules of the stack, and are 
thermally coqpled t o  the equfpment base plate. H e a t  dissipated in the tran- 
s i s to r s  of these modules is conducted througfi m e w  c l ips  into aluminum heat 
sink r a i l s .  
with the  base plate. 
These modules are 8.48 inches long by 1-13 fnches wide by -31 
“he center section of each module contains the magnetic memory cores 
The right mil l e f t  
Tbe m e m o r y  
A l l  
The modules are interconnected by jumper w i r e s  
The 
The rails form the side walls of these modules and are in contact 
3-5 Buffer Memory 
The buffer memory system 26 a stack of f lat  modules each of which is approxi- 
mately 4.5 inches square. 
containing cores, me printed circuit interconnect board, and a w i r i n g  support 
The memory core stack consists of f ive circui t  boards 
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board. 
sense amplifier m o d u l e s  are each approximately .38 inches high. 
modules are separated by spacers and are fastened together v i t h  Pour threaded 
rods. 
boards. 
The memory core stack is 1.0 inches high. The various driver and 
The buffer 
Interconnections are made by jumper wires at t h e  edges of t h e  c i rcu i t  
The Read/Write driver m o d u l e  is i n  contact with the base plate t o  provide a 
low resistance heat trsnsfer path. 
i n  clips similar t o  those in the reference memory. 
The transistors of this m o d u l e  are installed 
3.6 Power supply 
The power supply contains four flat modules similar in cmstruction t o  those 
used in the memofies, but of smaller size. 
clamped t o  a smallaluminm chassis by four screws. 
which dissipate a sippificant mount of heat are mounted an the chassis. 
flanged sheet metal cuver is bolted t o  the chassis, and semes as a combined 
E.M.I. shield and support fo r  the input-uutput cmnector. 
is 4.24 inches by 2.74 inches. 
wfde  by appmx5mately 0-4 inches thick. 
These modules are stacked, and 
The electranic canponents 
A 
The chassis area 
Each module is 3-53 inches long by 2.05 inches 
3.7 Stmtursl and Environmental 
The stmcture of a flight package must be designed t o  res i s t  the stresses im-  
posed by vibration and shock envimments. 
is determined by the  stiffness-to-weight ra t io  of its members, and the amount 
of damping present. 
stiffness of a structural  member is. incmased and its w e i g h t  is decreased. 
Ideally, the natural frequency should be higher than tbe highest excitatian 
frequency of the environment t o  avoid resanance canditians. 
diff icul t ,  if not impossible, t o  achieve in a canplex electronic package such 
as the Data Canpressor. 
possible by stiffening a l l  structural parts tends t o  decrease the stress level 
i n  these parts. In the Data Compressor, extensive use is made of' the stiffening 
effect  of ribs and flanges on t h e  base plate, logic posts, and s tabi l izer  el.sme. 
The vibration response of a structure 
The natural (resmant) frequency becanes higher as t he  
This situatian is 
However, raising the natural frequency as high as 
3-4 
i The etched c i rcu i t  boaxils are stiffened by the addition of ribs and 
f m e s  
The vibration amplification factor of a structure is detennfned by the damping 
present w i t k i n  tine s - i ; r u c t d  p t b ,  uuu ut, \I- --GAAabG yLyIc- yIwy.. 
internal hysteresis damping effect i s  small for most materials used for  struc- 
t u r a l  parts and etched circui t  boards. 
Eats Cunpressor by inserting polyurethane QOLM compression pads betveen t h e  
c i rcui t  boards of al l  modules, and by extensive use of riveted and bolted Jointso 
Slight re la t ive motion at the interface of' such jofnthi pmmides damping througla 
t h e  mechanism of sliding fr ic t ion-  
----- --a -A 4.L- a-+-W.Pm..- ha+trasn !?E 
A d d i t i o n a l  damping is provided in the 
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Section 4 
FUNCTIOlIClL 'FEsTTL9G 
4.1 G e x E r a l  
In this Section, the tests conducted t o  debug the s y s t e m  of design and fabri- 
cation problems w i l l  be discussedo 
w h a t  and how tests were conducted and t o  state the results obtained. In  most 
instancest the details of problems encountered and corrections m a d e  are not 
stated- 
beginning envfronmenkl. tests: of t he  entire system. Also, f o r  parameters 
which a re  temperature dependent (power input ernd limfts for  fnput logic levels), 
fiscussion and results w % U  be EncRuded in Section 5. 
The puspose of this discussion is t o  state 
'This diaeussim w i l l  be limited t o  those tests conducted prior t o  
4.2 Test of Subassenibhies 
As t he  fabrication of each mhor and mJor subasseddy was canpleted, tests 
w e r e  made where possible, t o  determine the functional status of the subassembly. 
- 
4,2,l Tes t  of Logic Subassemblies 
Each logic circui t  board, mer assemb3-y of logk modules and o.t;hes cmpnents,  
was tested- 
servations made t o  ves%fy t h s t  operation was 8s intended. 
made where necessary by changing the ci rcui t  on the board (the replacement of an 
en t i r e  board was not %nxcmntedIo 
circuit pattern, traces were cut and new eonduetors added v%th fosmvar insulated 
copper wire (magnet wire). 
w e r e  assembled cmto the  interconnee% matrix assemblyo 
of the  ent i re  logic subassembly. 
f o r  the buffer '7readgs and fkriteW counters, was verified. 
tPcm reference memory addressfng circuits was verified. 
was iuxprrastical t o  generate all inputis t o  ful ly  simulate %he memory subassemblies, 
additional tests we= limited- 
Inputs w e r e  applied t o  exerelee each circui t  on t he  board and ob- 
Corrections were 
Where it was necessary t o  change the etched 
Mter test at the board level, all  logic boards 
Further tests w e r e  made 
C o m e t  opemt%an of d l  eoImteFs9 e X @ q ? t  
Also, correct opera- 
Howeverp, because it 
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4.2.2 Test  of Memory Subassemblies 
Each circuit board of both memory subassemblies was tested after fabrication. 
Regulated current driver c i rcu i t s  were @heeked for correct output amplitude and 
pulse shape. 
sary t o  obtain the correct 8mplitude. 
levels and the strobe current-setting resistors were &$.a&& t o  obtain the 
desired threshold levelo 
for  correct sequencing and fo r  correct s t e e a g  of input current to the outputs. 
Memory core a r r a y s  were tested f o r  correct w f r b g  and c o m e t  perforname of 
each memory core. 
empleted and tested. 
in the reference memory vas detected which was not corrected. 
cores w e r e  broken accidentally after the  pmvioua test and prior t o  canpletim 
of final assembly work an the refemnee menosy mag;neties m o d u l e s . )  
replacement of these broken eores wa8 not considered juslrtfffed because they 
would not prevent the canpbetion of the remaining t e s t s  of the system t o  prove 
%ne filgni; woriiinineet, "2 %%e i k ~ ~ j u -  
Adjustment of t h e  value of emitter resistors was m a d e  where neces- 
Sense amplifiers w e r e  tested fo r  threshold 
Address sequencing core-diode circui ts  w e r e  checked 
After board level tests, t he  major memory subassemblies w e r e  
A t  t h i s  stage 8 probbem of seven (7) broken memory cores 
(Apparently these 
The immediate 
4.2,3 
Tests of the power ecmverter w ~ t s  started after the  assembly of d 1  compunents 
and wiring of the canplete subaesenbly. 
voltages, noise on input and outputs was measured. 
input voltage and load changes was checked. 
T e s t  of Parer Converter Subaesenib%y 
After &,justanent for  correct output 
U e o ,  regulation against 
Resdts were: 
IiKYJX: - Input voltage change was from 23.8 to 32.2 volts  and loeba 
change was t o  120& of nunbale 
I 
1 %  
I 
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4.3 Tes t  of System 
I 
k3.1 General 
m- I - - L  LL- --+- a +  -mr n.pn-mn4 mirh that  the o p e m t f a  O f  f u n @ t i O &  IU kLIC P y 3 - p  A U  nu0 r--- -- _---
features of the cunplete s y s t e m  could be observed. 
f'unctional area of the  system was selected t o  exercise as many functional 
parts as possible. 
assumed multiplexer f o m t  which required t h e  use of a m a x l m u m  number of words 
in the  reference memoryo 
establish system operatim which permitted the  operation of each functional 
area t o  be verifiedo 
The pro@Tanrming of each 
For -le, the  referenee memory was pmgrammed f o r  an 
A l s o ,  eanibba%ions of input signals were applied to 
4.3.2 
The test set-up for functi nally testfig the system consisted of input sigaal 
generating equipment, as shown in  Fig. 4-1, and output monitoring equipnent as 
Test Set-up For Rmetianal Tests 
shr3~n in Pie. 4-20 
Simulated data -as provided t o  the system in the  form of a triangular waveform 
of variable rate %sm a Priboratory function generator and as a variable Dc! 
level. 
and timing unit. 
Ehch of these sources was connected t o  an input on the A-D converter 
me 144 =/second system cloe~ and master frsme sync pulse 
from the timing unit  were  used t o  clock and synchronize the system during 
the  t e s t s .  
sample, were p m i d e d  from the caxmmd and teet point boxo 
switched channel addressing capability and conrmand generating circuits along 
with t e s t  Jaeks emected t o  the system t e s t  poin%~~ 
s f s t s  of 20 b i t s  i n  parallel; 13 address bits ,  3 l i m i t  bits, 1 prior i ty  b i t ,  
I cormand ready bit ,  and 2 function select  b i t s -  
provided for the  outputs t o  determine the rnaxhm '*Os' and minimum "1" condi- 
t ions  f o r  the system. For detailed evaluation of the  data acceptance conditions 
and memory operations the 10 b i t s  of' s i m u t e d  data w e r e  provided from 10 toggle 
switches on the  signal simulator panel connected directly t o  the data inputs of 
the system. 
Camnands, to change D R O  stored infomation and t o  force a d a t a  
This box provides 
The command output eon- 
A d j u s t a b l e  logic levels are 
This provided control of each individual data b i t .  
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$he compressed FIX data output from the system w a s  connected t o  the  output 
monitoring equipnent. 
channels, 1 da,k channel and 1 code word, or 2 code wopdso '%he addresses of 
the d a h  channels and/or code w o r d s  desired are selected by means of toggle 
switches. 
also converted t o  an analog signal for display on an oscflloseope or analog 
recorder. Figure 4-2 is a sfmplfffed block diagram of the output monitoring 
equipment sharing the input register, two pm-k address decoders, two 
holding registers and D-A convertersp i n  addition t o  %he synchronizing cfr-  
Thfs equipnent can monftor and display any 2 data 
The &igi'Li Gate fs 25s$Izy~il bg If&ts Ineat& nn t.he paneb and is 
cuitryo 
Basically, the synchronizing circui ts  consist of a m a i n  frame sync code decoder 
used t o  advance t h e  divide-by-3 and divide-by-20 counters and a master frarne 
sync decoder t o  reset the counters when the presence of the first ma211 frame 
of each master frame is detectedo 
4.3.3 
Prior t o  tests of the complete system, tests w e r e  conducted w i t h  d l  sub- 
assemblies, except the buffer memory, ~ te reonnec ted .  The buffer memory w a s  
not installed in order that the  back side of the logic interconnect matrix be 
accessible for test rnmitorfng. 
Test of Complete System, Less B u f f e r  Memory 
By observation of the time relatfcmship between t h e  master frame sync signal 
on 52 p h  D and the  channel addrew agreement signal on S 5  p h  N, f o r  specific 
settings of the command address; switches on the commmd and test point box, 
come& synchruniza;tion of the event programmw and the  channel eAdress counter 
was verffied. 
verfffed 
A1m,  correct seqpencfng of the channel aXlress C O ~ ~ C F  was 
Correct execution of canmanded opmtime was verified. 
t he  NDRO stored address b i t  infomatian Into the reference memory was aceom- 
plished vis the  camnand input. 
Operation Wua$, IEZ 8-39-65-4, was foblared. 
N e x t ,  the lmdEng of 
The procedure given in paragraph k-8.3 of the 
While l a g  the address b i t  
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infomatian, zeros w e r e  loaded for the D R O  stored limits and prior i ty  in- 
formation* 
The transfer of new data into the input "A" register and correct shift ing of 
+.hp s&&er p-s ypriS2eS 35' cf fix& cm$at fczs  cf 
new data bi t s  t o  the system input connector. Also, correct storage and r edou t  
of the reference dsta ssmple from the reference memory -- including shifting of 
the 'DBW regfster was verifiedo Xiext, limit infomation was loaded into the re- 
ference memory  and correct l i m i t  decisions by the @mp%.rator was verified. 
4.3.4 Test of Ccmplete system 
A f t e r  assembly and interconnection of the complete system, tests w e r e  conducted 
to verify the overdl operation of t h e  system. 
By programming the address decoders (see Fig. 4-2), the Last LO b i t s  of t h e  
output codes (see !Table 2-7 of I M E  8-39-65-4) were displayed w i t h  lights and 
verif ied t o  be correct a With this method of display, only part B of the  word 
sync code nay be observed- Theref'ore, past A Of the word sync code word was 
velrfffed by observing t h e  serial bit  st- w i t h  an oscilloscope. 
all exeept the word sync code, this test involved temporary storage of informa- 
t ion  in the buffer memory, a partid cheek on the memory operation was achfeved. 
Since, f o r  
By prograxrdng t he  &iress decoders, the 10 b i t  sample mgnitude of a data 
channel was iYLsphyedo Prediction tolerance limfts of 9 0.14 w e r e  comsnanded 
for t h e  channel obsemed. 
applied at the system input 8na t he  dfsplapd Output v a s  verified to be identi- 
cal  to the  fnput. 
'binations of 9 'nlsos, and a U  possfb%e canbhatfons of 9 ''OPns were used. 
procedure complemented the output codes ver3fication test such tha t  complete 
verification of the buffer m e m o r y  bpu t ,  Storage, and output fmctians w e r e  
m a d e  
F a d  comb5nt%tions of data simple magn$%ude b i t s  were 
Input ccuibinatims of 311 "*lFfsj al l ''OPPsp sll possible can- 
This 
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Correct synchrmizatian of the buffer memory '*read" and %rite" eomters with 
the  corresponding core-diode address circui ts  was verified. 
m i c  operation of the  systen w a s  observed with a clipped triangular sigaal 
;;y assi@&at of L^l^--^^ -la-*&- appiieci as shown in ~ i g .  b-i. bUACLC.ULG A.ULL(rD 
and adjustment of the sigaal genesator frequency, the oseupancy of the buffer 
w a s  caused t o  vary mer its ent i re  mge. With t h i s  input cmd%tfnn, several 
functions o f t h e  system w e r e  verified by analysis of the analog outputs of the 
monitoring equipment (see Fig. 4-2) a 
By display of the d o g  siQpals eorrespdkig t o  tb selected data channel and 
t h e  buf'fer occupancy, correct prediction tolerance &its and t h e  adjustment 
of tolerance limits, as a function of buffer occupancy, was verified (see 
Figo  b-3 of UrlSG 8-39-65-4). 
and pmgmmrnaBle control logic, the  correct operation of a l l  buffer memory 
circuits vas necessary fo r  t u s  test -- including t h e  rrred" and %rite" 
address cmntersl the parsllel subtractor, and occupancy decoding logic= 
In addition t o  the canparator, reference memory, 
With the  system operating, as discussed above f o r  dynamic tests, the operation 
of the redundant sample control logic was obs-medo 
t o  be correct 
correct location of a vim- cannectian on the  logic subassaibly prevented the 
operatian from being caupletely correct. 
a pert of s y s t e m  retrofit rework and c o m e t  operation was then verified.) 
The operation appeared 
(It was discovered later, during r e t ro f i t  vork, that an in- 
The w i r i n g  was hter corrected as 
Cbserpstions w e r e  made of input logic level limits, canpressed PCM out signal 
rise t i m e  and amplitude, and system input power. A U  0% these passmeters were  
within specified limits. 
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Section 5 
EhTVIROWEXWAL TESTING OF FIRST FLIGHT PACKAGE 
5.1 General 
T e s t s  w e r e  conducted t o  verify the sui tabi l i ty  of the design f o r  application 
in space vehicle environments. The guide used in conducting these tests was 
test standard 50M60005 issued by IPASA-George C. Marshall Space Flight Center. 
Detailed cheeks of the  system performance w e r e  made for the  temperature envir- 
onment. Less detailed checks w e r e  made fo r  the other environments. 
The test set-up f o r  functional t e s t s  described i n  t h i s  section was similar t o  
t h a t  described i n  paragraph 4.3.2. 
temporary manitoring connections, in addition t o  the 55  test connector, w e r e  
made t o  selected points of the system and brought out through the temperature 
e w e r  wall. 
canparator, ana =ilea in kine inki-pi&%tkz si %e 
For convenience, during temperature tests, 
This permltted a more direct  check of certain areas, such as the 
c&~z+-- 
Envirorunental tests w e r e  conducted in  the  same order that they are discussed 
in t h i s  section. 
5.2 
The following functional tests were conducted under both elevated and reduced 
tenperatures t o  verify proper operation of the system: The temperature range 
used was -20Oc t o  4 5 ' ~  except where noted. 
High and Lat Temperature Tests 
1) Synchronization of the  system w i t h  the  master f'rame sync pulse 
"B" was checked by verifying channel address counter states 
relat ive t o  t h e  sync pulse. 
2) Data acceptanceJ as a function of buffer memory fiilness, 
w a s  verified at  all temperatures between -20°C and +85OC 
as noted below. 
5-1 
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D-A output f o r  several channels was 
checked periodically. 
Correct f'unction of the  canparator w a s  
verified -- including correct readout 
of informatian from the  reference 
memory. 
B u f f e r  memory fullness w a s  m o d i f i e d ,  
by varying the input data rate, and 
the conditions for data acceptance 
(i.e., 2~ limits, 4~ limits, reject ,  
redundant sample control, priority, 
and force data) were obselcved and 
verified t o  be correct- 
3) Canmands -- "Force One Sample", and "Change Stored L i m i t s "  
were inserted and checked for proper execution at a number of 
points Over the temperature range. 
inhibit function was checked at - a 0 C  and +85OC. 
Mon-destructive b i t s  (limits, address, pr ior i ty)  retention and 
readout w a s  verified as follows: 
Operation of the time-slot 
4) 
"K" limits 
a) 
b) 
c) 
Loaded a t  ~ O C  readout verified at +85Oc 
Loaded at  +7OoC readout verified at -20°C 
Loaded a t  -B0C readout verified at 25OC 
Address B i t  
The correct pattern of ' rltr~ and "0"s w a s  
verified t o  exist by observing the states 
of the address b i t  sense smplifier f l ip-flop 
during the  last main frame of the  master 
frame. 
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IMSC 8-39-66-2 
Temperature in vol t s  times in  psec 
I -2OOC 9-6 less than 1.0 
+poc 10 appmx. 1.0 
Priority B i t  
The priority b i t  was written into the re- 
ference memory and checked for proper control 
of data acceptance, at the same temperatuI’es 
noted for the “X” i i m i w  w I w  uuc uesIcyy.- 
used, the prfority b i t  affected anly the time 
slot-11 channels). 
.I- f--:LL CLr --rrrrrsmm:-n 
1 
5) Chrtput codes were verified t o  be correct by periodically checking 
for t h e i r  presence and observing the l igh t  patterns an the output 
monitoring equipnent. Output codes verified were :  
P-P amplitude R i s e  and Fa l l  
(a )  
(b) 
(c) 
Word Sync Code (32 bits)  
Frrrme Sync C o d e  (including a l l  states of +3, +lo) 
F’ullnew code ( th i s  indication also used t o  verify 
control of iiata acceptance) 
6) htput signal parameters were measured at  the temperature extremes 
of -mot and +7ooc. 
( a )  CPCM Data and code mtm ampiztuiie ami r-itie LLU= 
were verified t o b e  within specified limits. The 
observed values w e r e :  
(b) Crrmnnnd acceptance pulse was not measured directly 
during temperature tests but its presence was veri-  
fied by &serving the manitor l ight  on the test and 
carKnaud box af te r  each camnand. 
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7) Power supply input voltage wa8 varied at the temperature 
extremes while proper operation of t he  system was checked 
by observing conditions fo r  data acceptance. The voltage 
variatian at +woC and -20°C was fran 22.0 VDC t o  32.5 VDC. 
These w e r e  the  limits of variation for the laboratory supply 
used. I?o change in system operation was noted over t h i s  range 
of supply voltage. 
stem clock of 144 Kc 
Temperature  bPUt Input 
i n  degrees current Power 
Celsius i n M A .  inwatts 
-2oOC 530 15.4 
+25OC 4.80 13.4 
i &Go -. i I 180 10.6~ 
Power consumption at  temperature extremes w a s  as follows: 
S y s t e m  clock of 288KC 
Input Input 
current Power 
i n M A .  in watts 
640 17.9 
i 
Conditions: a) Data input t o  system was a combination of 
5 "1"s and 5 "0"s. 
Input voltage was  28.0 volts. b) 
Temperature 
-2OOC 
+25OC 
I +7ooc 
8) A test for the l i m i t  of input logic level variation w a s  made on the 
crrmnnnd input t o  determine maximum "0" and m i n i m u m  "1" at -20°C, 
+25OC, snd +7OoC. Results w e r e :  
\ 
&.lax. "0" Mine "1" 
i n  vol ts  i n  vol ts  
1.35 2.5*V 
0.85 2*5* 
1-3 2.5" 
* 
L i m i t  of variable input source 
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9 )  Sequencing of t he  reference memory was verified with the 
correct readout of "K" limits and address b i t  as noted i n  
4) above. 
During the temperature tests, there were problems of system malfunction. 
Several of these problems w e r e  related t o  the  limitations and peculiari t ies of 
the  integrated c i rcu i t  logic m o d u l e s  used (see Appendix A ) .  
component failures. 
circui t  desi@ or  the operation of t h e  components beyond rated limits. 
components, a double junction microdiode and a G a l l i u m  Arsenide tunnel diode, 
had failure modes and rates which m a k e  t h e i r  r e l i ab i l i t y  doubtful. Failures 
of double junction microdiodes w e r e  opens, which 'were apparently a result of 
a manufacturing problem with that specific device type. Tunnel diode failures 
included shorts, opens, and high valley current. The parts lists and assembly 
drawings were changed t o  o m i t  these two diode types and to specify diodes which 
are cmsidered more reliable for future units. 
There w e r e  sme 
None of the  caupanent failures were t h e  result of bad 
Two 
There w e r e  three other types of problems encountered during the temperature 
tests which caused malfunction of t h e  reference memory. 
NDRO sense amplifiers w e r e  not sufficiently stable wi th  temperature. 
r ec t  this ,  the  NDRO sense amplifier design w a s  changed. 
that the lower l i m i t  alluued f o r  the current pulse amplitude output frm t h e  
"write" address drivers was too l o w .  
NDRO memory cores were  not "primed" sufficiently t o  pe rmi t  an acceptable "1" 
output during "read" operations. 
f o r  "write" current pulse amplitude and revision of cmponent values t o  obtain 
outputs within the  new limits. 
"read", "write", and "reset" current drivers. 
temperature and w a s  associated w i t h  increased transistor gain at high temperature. 
Correctiun was t o  reduce the  triggering sensit ivity of these circui ts  by changing 
component values. 
It w a s  found t h a t  the 
To cor- 
Also, it w a s  found 
As a result of t h i s  law amplitude, the 
This was corrected by establishing new limits 
Another problem w8s the false triggering of 
This w a s  exhibited at the high 
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A l l  of the prdblems discussed above d id  not occur at  temperatures of +70°C 
and lower. 
some of the corrections stated. 
rpctim-n were cmFleted. 
a test at +85OC for a duration in excess of three hours m s  conducted and the 
problems of malfunction at high temperature were proven t o  be corrected. 
during the  a l t i tude test heat w a s  supplied t o  the base plate of the unit such 
tha t  the base plate  temperature was above +7OoC for more than one hour and was 
at +8!j0C f o r  a brief period. Continuous monitoring verified correct operation 
during t h i s  t e s t .  Thus, adequate heat transfer t o  permit correct function of 
a l l  c i rcui ts  w a s  proven. 
0 Performance data w e r e  recorded at +TO C prior t o  rework t o  make 
Following vibration and shock tests, cor- 
Although detail performance data w a s  not recorded, 
Also ,  
5.3 Vibration T e s t  
5.3.1 Test Set Up 
Vibratian tests w e r e  performed with a Ling-Temco electro-dynamic vibration 
machine of 7500 pound force rating. 
vibration table with bo l t s  through each of the four mounting lugs on the equip- 
ment base plate. 
within the Data Caapressor t o  detect the response of the  equipment structure 
and circui t  boards t o  input vibratory motion. A transducer on t he  vibration 
table detected the  input acceleration level-  A l l  acceleration data were 
recorded on photographic paper s t r i p  charts by a l igh t  beam galvanometer 
oscillograph. 
acceleration values detected by thetransducers. 
acceleration data were r e c o r d  i n  g units  (32.2 ft /sec ) 
factor, Ar, was canputed f o r  each transducer location within the  equipment box. 
The uata Cmpressur was akkacileil LLI Cut: 
Transducers (Accelerometer type) were attached t o  points 
The envelope of traces on t he  s t r i p  chart represents the peak 
Original input and response 
The amplification 2 
The response amplification factor  is defined as the r a t io  of the response 
acceleration, at a particular point in t h e  equipment, t o  t h e  input acceleration 
at the  equipmerit/vibration table interface. 
A r = -  Gr where Gr = response a.-celeration G i  
G i  = input acceleration 
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A summary of input and response data (major resonances anly) appears in 
Table 5-1. References t o  equipment axes refer  t o  axes as defined by Fig. 5-1. 
The D a t a  Cunpressor was monitored while being vibrated t o  determine if any 
variation f r a n  normal operation occurred. s t r i p  C h a r t  recordings were made of 
the reconstructed analog data output of one channel and of the buffer fullness 
as indicated by the fullness code word. An oscilloscope was used t o  monitor 
the address b i t  i n  the last main frame, and periodically, various other t e s t  
point 9. 
5.3.2 Preliminary T e s t s  
Runs 1 through 6 were exploratory runs at 1/2 g peak amplitude input fo r  the 
purpose of detecting points i n  the equipment which produced resonant amplifi- 
cation. 
thmically w i t h  time fruu 10 t o  2000 cps. 
in the reference memory b i t  driver and reset driver c i rcui t  boards when the 
input acceleration was i n  a direction perpendicular t o  the plane of these c i r -  
cui t  bawds (Y axis input). 
value being for the b i t  driver board. 
reset driver board when the input acceleration was parallel t o  the  plane of the 
c i rcu i t  board. 
The input wave form was sinusoidsl with frequencies varying logari- 
Very high amplification was &served 
Values of Ar of 76 t o  100 w e r e  observed, the higher 
Amplification of 16 t o  20 occurred in the 
(X and Z axes.) 
after run 6, the reset and b i t  driver modules were modified by the addition of 
stiffening ribs. Also, the  surface of the reset  board was covered w i t h  a 5/16 
inch thick layer of r igid polyurethane foam. 
and firmly adhered t o  the circui t  board. 
The fosn was expanded i n  place 
Run 7 was made t o  t e s t  the effects of the previously described modifications. 
Three transducers w e r e  mounted cm the  b i t  driver board, two on the reference 
memory sense amplifier board, one on the upper magnetic memory module, and one 
on t he  reset  driver board. Values of A r  of 12.6, 22.4 and 11.0 were obtained, 
in run 7, on the b i t  driver. The input level was 1/2 g, permitting direct  
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comparison with the results of previous 1/2 g runs. 
t h e  amplification of t h e  b i t  driver t o  approximately 1/2 t o  1/9 of the previous 
values (depending on t h e  position t h a t  was monitored). 
The modification reduced 
The input level  w a s  increased in steps of 1/2 g in each of m s  8 through 11. 
Ar changed only sl ight ly  during t h e  later runs f o r  points on the b i t  driver 
and magnetic modules. 
cally constant at approximately 16, during runs 10 and 11. 
m o d u l e ,  when canpared wi th  that obtained before the modification, shows that 
Ar decreased t o  approximately l / 5  of its previous value. 
can be made f o r  the magnetic and sense amplifier modules as data was not 
recorded prior t o  the modification.) 
The values of Ar f o r  the reset driver remained practi-  
The data f o r  t h i s  
(no such comparison 
After run 11, an additional modification was made t o  the  reference memory. 
An aluminum reinforcing plate  and two stiffening r ib s  w e r e  attached t o  t h e  
auxiliary circui t  board at  the bottan of the reference memory subassembly. 
In m 12, t h e  value of Ar f o r  the reset module w a s  3.8. 
additional reduction by approximately a factor of 4. The combined effects of 
a l l  the  modifications reduced the amplification factor of the reset module t o  
1/20 of the i n i t i a l  value. 
tained in run 12 f o r  several other points i n  the  D a t a  Compressor indicated a 
similar reduction in Ar. 
t h e  reference memory c i rcu i t  boards propagated disturbances through the equip- 
ment structure into adjacent subassemblies. 
was cantrolled by appropriate design modificatians, other points in the equip- 
ment received less propagated energy, result ing in an apparent reduction in Ar 
at these points. 
Th i s  represents 832 
(Pran 76 in run 3 t o  3.8 in run 12). Data ob- 
It is thought that the high response amplitude of 
When the reference memory response 
Typical transducer response records f o r  the reference memory reset driver are 
shown in Fig. 5-2. On the l e f t ,  is the  response curve from run 3, prior  t o  
modification of the reference memory. 
f ication, ( ~ u n  12). 
On t h e  right i s  the record after m c x i i -  
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5.3 -3 Randm Vibration 
The results of run 12 apparently indicated that the major resonant amplifica- 
t ion problems had been eliminated. 
on the side of the buffer memory stack (X axis), and t h i s  magnitude was not 
considered objectionable. 
randm vibration (Runs 13, 14 15). 
"Test Method B", described in mASA t e s t  standard 5oM60005, except fo r  the band- 
width. 
bandwidth in the  test was 20 t o  2OOO cps because of limitations of the  existing 
t e s t  equipment. 
The largest value of Ar produced was 5.0 
The unit w a s  then tested f o r  response t o  Gaussian 
The tests w e r e  essentially the same as 
"Test Method B" specifies a bandwidth of 10 t o  2000 cps; the actual 
The input acceleration levels were: 
20 g. m s  for a period of 4 seconds, followed by 
10 g .  rms fo r  180 secands. 
The peak values of input and response acceleration w e r e  measured directly by 
the  transducer-recorder system; these values are tabulated in Table 5-1. 
rms level of the input acceleration w a s  not directly measured by a transducer. 
In these tests it w a s  determined by i n i t i a l  adjustment of the noise source. 
The 
The peak acceleratiau during t h e  4 second period ranged from 51 t o  59 g in  
runs 13, 14, 15. 
28 g, with occasianal spikes ranging up t o  34.6 g, in  these same runs. 
of a typical s t r i p  chart record is shown i n  Fig. 5-3. 
During the 180 second period the average peak value was 27 t o  
A sketch 
Theoretically, the acceleration values i n  t rue Gaussian random motion 
range frm zero t o  infinity.  In a real physical system, the peak acceleration 
never becomes infinite, being limited by damping in the test ob3ect and avail- 
able power t o  drive the vibration table. 
range fran approximately 3 to  10 times the rms value. During the 4 second 
periods of runs 13, 14 and 15, t h e  ratios of peak t o  rms acceleration were 
2.55, 2.90 and 2.94, respectively. During t h e  180 second periods of these 
same runs, the ra t ios  were 3.3, 3.26 and 3.46. 
Typically the peak acceleration values 
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The amplification factors during these runs w e r e  quite low.  
value observed was 1.3 on the  reference memory reset driver c i rcu i t  board 
when the input was in the  Y axis directian. 
0.185 at the logic suppori pait  -&a t he  input was along the  Y axis. 
of the values observed w e r e  less than unity indicating that the input accel- 
eration w a s  actually attenuated w i t h i n  the  equipnent structure. 
The highest 
The lawest value observed was 
Most 
5.3.4 Sinusoidal Vibratim 
After the successful randm vibration tests, sinusoidal vibration tests w e r e  
conducted t o  evaluate the ssfety margin 3f  the Data Compressor mechanical 
design. 
t o  a maximum of 5 g. 
A", except that the cross-over frequency was sltered t o  permit smooth bleading 
of the  constant displacement inputs and constant acceleration inputs. 
NASA method specifies a constant displacement of 0.28 inch double amplitude 
from 10 t o  30 cps. 
equivalent t o  13 g acceleration. 
t o  a 5 g constant acceleratim mode  w e r e  t o  be made at 30 cps, an abrupt dis- 
continuity i n  input g level  would result. To permit evaluation of the equip- 
ment response a t  discrete input levels, it was desirable t o  maintain a con- 
s tant  input amplitude over the  major part of the frequency spectrum. 
each selected input acceleration level, the cross-mer frequency was chosen 
t o  pexmi t  smooth t ransi t ion from the 0.28 inch constant amplitude m o d e .  
the  5 g inpwt runs, the cross-mer frequency w a s  18 cps. 
The input amplitude was increased in 1 g steps in successive runs 
The procedure vas similar t o  t h a t  of lWi& "Test Method 
The 
A t  the upper frequency of 30 cps, 0.28 inch amplitude is 
If cross-over fran the displacement mode 
For 
For 
The equipuent was vibrated along the  X axis i n  the  first 5 g test (Run 16). 
Excessively high resonant response occurred on the side of the  buffer memory. 
A transducer aligned with t h e  X a x i s  detected a response acceleration greater 
than 112 gW, corresponding t o  an A r  greater than 22. The equipment cover was 
removed and several loose screws w e r e  found. It was suspected that the  
nodules of t h e  buffer memory were slipping relative t o  one another, causing 
5-10 
The amplifier saturated and the  m a x i m u m  value is  unknown. 
I 
I 
h i g h  X hxi: respon;e.Seved Z axis  runs w e r e  made t o  test t h i s  hypothesis, 
as bath the Z and X axes are parallel t o  t h e  interface between modules. 
c?f 2 Q and 3 g input produced vibration response levels which were low. 
A 4 g input run produced response accelerations w i t n  g r e a c e ~  I-- U- nvonnyt,io& 
increase over the  response of previous runs. 
and 23) w e r e  made. 
w a s  49 g, corresponding t o  A r  = 9.8. 
buffer m o d u l e  s l i p  hypothesis with s l i p  occurring when the input exceeded 3 g. 
An unusual impact type response was observed i n  run 19. 
an the  reference memory and on one of the  logic posts detected momentary 
accelerations as high as 82.5 g. These responses occurred when the sweep fre- 
quency was between 15 and 20 cps, coinciding with the cross-aver frequency. 
Two runs of 5 g input (runs 19 
The peak Z a x i s  response acceleration of the buffer melnory 
These results tended t o  confirm t h e  
Z axis transducers 
Prior t o  t h e  next series of runs, additional torque w a s  applied t o  the buffer 
memory t i e  rods. The reference memory through bol t s  and the  screvs attaching 
the buffer t o  the s tab i l izer  frame were also tightened. 
run (#25)  resulted i n  successful e lectr ical  operation, and no excessive 
resonances occurred. Complete 
operational failure occurred soon after the  start of the m and the frequency 
sweep was terminated a t  20 cps. 
the Z axis transducers on the reference memory and logic post. 
of I22 g was recorded. 
side walls w e r e  s l ight ly  warped and w e r e  not perpendicular t o  the mounting 
flange by -078 t o  .125 inch. The clearance between the inside of the cover 
and the equipment structure was adversely affected by the  distortion of the 
cover. 
due t o  ei ther  of two causes: 
o r  slipping of t h e  reference memory stack on the base plate. 
A 3 g input Z axis 
In run 26, the input was 4 g along t h e  X axis. 
Impact type response w a s  again detected by 
A peak value 
Examination of the  equipment cover indicated t h a t  the 
It was thought that the  impact responses observed in  runs 19 and 26 w e r e  
contact between t h e  cover and equipnent structure, 
Several modifications were made’to the  equipment before the next series of 
runs. Notches were cut in the  edge of t h e  s tabi l izer  frame t o  increase the 
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clearance between it and the internal ribs of the cover. 
was added t o  the assenibly, spanning the interface between the bottom of the  
reference memoqy szd the equipent  base plate. The purpose of this new part 
was t o  more securely connect the memory t o  the base pkte ,  thus preventing 
s l ip .  
2 g to 5 g.  
several resonant frequencies t o  prevent possible damage t o  the  equipuent fron 
excessive response amplitude. 
sweep had passed beyond each of the resonant frequencies. 
it was determined t h a t  c r i t i c a l  resonances occurred i n  the  buffer memory at  
137 t o  150 cps (direct  X axis response' and at 380 cps ( Y  axis "cross talk" on 
the top buffer c i rcui t  board). 
runs. 
A support plate 
Several X axis runs were then made with input amplitudes ranging frm 
The power input t o  the  vibration table was manually reduced at  
The normal input level  was restored after t h e  
By t h i s  procedure, 
N o  0perS;tione.l problems occurred during these 
A series of Z axis runs w i t h  input amplitudes of 4 g t o  5 g w a s  made w i t h  no 
problems occurring. 
resonant responses w e r e  s i m i l a r  t o  those of runs 19 and 23, except t h a t  impact 
type responses did not occur i n  run 33. 
This series was concluded w i t h  run 33 a t  5 g input. The 
Several Y axis runs with inputs ranging fran 2 g t o  4 g w e r e  made. 
values of these runs were compared w i t h  those of run 12. 
runs had increased over the corresponding values i n  run 12. 
s i x  times greater than those of run 12 w e r e  cbserved in run 38 a t  the top of 
the  buffer and reference memories. A 5 g input Y axis run w a s  m a d e  w i t h  re- 
duced inputs at several resonant frequencies. 
high. 
The A r  
A l l  values i n  these 
Values of A r  
The response amplitudes were 
The abwe comparison of run I2 and the later Y axis sinusoidal runs indicated 
that the Y axis vibration response had deteriorated. 
random vibration test was made (run 40) and t h e  results w e r e  much different 
than those of the previous random t e s t .  
close to, o r  less than unity, indicating attenuation. 
An additional Y axis 
In run 13 a l l  values of A r  were 
In run 40, many 
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values w e r e  greater than unity, indicating amplification occurred w i t h i n  
the equipment. 
A r  vaiues ,ge&&er t b  ?c*w t k e s  the correslpmding values i n  run 13. 
more Y axis sinusoidal test was performed (run 41). 
The respanse amplitudes w e r e  high 081 the side and top of t he  buffer memory 
and at the reference memory reset driver. 
The top of the buffer memory and the reset module displayed 
One 
The input level was 2 g. 
5.3.5 
The vibration testing of the Data Compressor was completed with run 41. 
equipent  is potentially capable of satisfactory performance when subjected 
t o  random vibration, as indicated by the successful m s ;  13, 14 and 15. 
Modifications made t o  the equipment during the sinusoidal tests altered i ts  
Y axis behavior. 
several places during Y axis sinusoidal and random vibration. The buffer 
memory X axis response amplitude is higher than is desirable. It appears 
that the additim of tf ie  support plate, and the increase i n  kur-que uf Cfie 
reference memory tie rods, resulted in more r ig id  coupling and decreased 
damping within the equipnent structure. 
Results and Conclusions, Vibration T e s t s  
The 
Excessive resonant response amplitudes occurred i n  
A f t e r  several of the runs, loose screws w e r e  found. 
w e r e  plain machine screws which had been erroneously installed.  
screws were installed i n  the unit and w i l l  be used in following units t o  
prevent recurrence of this prcjblern. 
In a l l  cases, the screws 
Self-locking 
During some of the  v ibra t im tests, the  Data Compressor failed t o  continue 
t o  function correctly. 
These broken coaxial w i r e s  failed because of fatigue induced by vibration and 
by handling prior  t o  vibration tests (several of these w i r e s  w e r e  broken and 
=paired prior  t o  vibration tests). 
supported at the connector. 
should eliminate t h i s  problem i n  the follaring f l i g h t  packages. 
me main cause of failure was broken coaxial w i r e s .  
These coaxial wires were inadequately 
An improved method of support and strain-relief 
Broken wires, 
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other than coaxial type, were due primarily t o  handling prior t o  v ibra t im 
tests and did not indicate a design deficiency. 
ir: tbe refemce memory which hadbeen par t ia l ly  disassembled several times 
during previous temperature tests t o  correct problems. 
Broken wires occurred mainly 
Hone of the functional failures, except f o r  the broken coaxial wires dis- 
cussed above, eqxrienced during vibration tests w e r e  due t o  deficiencies 
in the mechanical and packaging design of t h e  system. 
tory nature and the necessity t o  retest mer design corrections, the vibration 
tests far exceeded the required duration. The mechanical and packaging design, 
as modified as a result of these tests, is considered adequate t o  insure t h a t  
functional performance of future u n i t s  w i l l  not be altered when subjected to  t h e  
required vibrat igl  environment. 
later observatims made when the reference m e m o r y  was disassembled f o r  r e t r o f i t  
rework. 
ference memory, d- the vibration zests, w e r e  G&iei- Zizz <esf,+k, 
w a s  no evidence of damage caused by vibration or shock.) 
Because of the  explora- 
(This conclusion w a s  further supported by 
Although the observed acceleration of st ructural  members of the  re- 
5.4 Shock T e s t  
5.4.1 T e s t  Set-up and Method 
The D a t a  Campressor WBS bolted t o  a fixture plate and was suspended by four 
vertical. cables. 
plate  t o  provide the  input shock pulse. The pulse shape, duration, and ampli- 
tude w e r e  detected by a transducer on the plate and recorded by an oscilloscope 
and camera. 
boards w e r e  monitored by the same transducers used in the preceding vibration 
tests. 
graph. 
same techniques as were used in t h e  vibration tests. 
A pivoted bannner was struck against the edge of the fixture 
The responses of the  internal equipment structure and circui t  
The responses w e r e  recorded an s t r i p  charts by a high speed oscillo- 
Operation of the equipnent was monitored during the shock test by the  
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5.4.2 Results 
One impact was applied t o  t h e  equipment i n  each of two directions, along 
each of three axis. 
50 g peak amplitude and 11 milliseconds duration. 
amplitude was 65 g and occurred on the reference memory reset c i rcu i t  board 
when the input was slang the  negative Y axis. 
data is contained in  Table 5-2. 
caused by the  shock test. 
Each impact was an appz=cz&iztc 5zLs S ~ P  m e  pulse of 
The m a x i m u m  response 
A sumnary of input and response 
There w a s  no apparent damage o r  malfunction 
5.5 Moisture Resistance Test 
The ab i l i t y  of the e q u i p w n t t o  res i s t  entry of humid air at  elevated t e m p e r a -  
ture depends upun the  integrity of the gasket seals. 
do not leak, and 8 sl ight  positive internal gas pressure is maintained, humid 
air  cannot penetrate to the interior of the equipment. 
As long as the seals 
A simple elevated 
t z ~ e r = . , t r t z  Ienk test w a s  deemed sufficient t o  prove the moisture resistance 
ab i l i t y  of the equipaent 
Prior t o  t h e  test, the valve mounting nuts, and the cover mounting screws and 
nuts w e r e  tightened. 
was flowed in to  the u n i t  through the filler valve. 
applied t o  a l l  seams and jo in ts  except the relief valve core and connector 
inserts. No leaks w e r e  detected. A test chsniber was pre-heated t o  +85Oc. 
The equi-t was then placed i n  the  chamber and allowed t o  remain f o r  approxi 
m a t e l y  30 minutes. A soap solution test was performed while the equipnent was 
hot. No leaks w e r e  detected. 
temperature and was allowed t o  remin in the laboratory for two days. 
conclusion of t h i s  t i m e ,  the  relief valve core was depressed and gas flowed 
out. 
indicated that the  unit was satisfactorily sealed. 
Dry nitrogen, at a pressure of 7.4 inches of mercury, 
A soap suds solution was 
The equipment was allowed t o  cool t o  
A t  the 
Retention of pressure f o r  this period of? time after temperature cycling, 
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5.6 Altitude Test  
To detemine if  zhe Data Cornpressor would be damaged by l o w  pressure when 
cIM-C*na rm a -nn)riela a+ h i m h  a l + i + r d n  ani4 tc +ha+. 
vpcZA6aurrrg uy u .b-a.b&b UY -- U-VIIII- -I
design was adequate, a caribination altitude-temperature test was perfomed. 
This canbinatim of low pressure am? hi& temperature was chosen t o  prove 
that bath mechanical and thermal design w a s  adequate. 
The equipment was placed in a sealed chamber and the chamber pressure was 
gradwlly reduced by a vacuum pump. 
chamber t o  raise the equipment t o  the  test temperature of +7U°C. 
ment temperature w a s  measured by 5 thermocouples mounted on t3e bane plate. 
The t o t a l  elapsed time of the test was six hours. For a period of s l ighEy 
-4 
more than me how, the  chamber pressure was 10 
equipnent temperature m g e d  from +7OoC t o  +85°C. 
me hour test  period, the cha&er pressure aril temperature were gradually 
returned t o  no- roun ambient cmditims. The uni t  18s then visually in- 
spected and it was verified that no damage had incurred frm the test. 
A t  the same time, heat was supplied t o  the 
The equip- 
REI of mercury and the 
A t  t h e  conclusion of t h e  
The equipment was operating continuously during t h e  test and was monitored 
in t he  same manner as i n  the vibration test. 
rect  operation occurred during or &er the test. 
No variation fmm normal, cor- 
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TABLE 5-1 
: 
ENVIRONMENTAL TEST D 
FREQ 
BAND 
AXIS  
NQ. 
4 
t I 1 
I 1 I X 1 1 0 - 2 0 0 0  
4 Y 1 0 - 2 0 0 0  
44 4 I 
c I r I 
t 5 Y 1 0 - 2 0 0 0  \L 
200 I 1.0 
I I 
10 M I N  185 1.5 
I I / f 
10 M I N  2 00 1.5 
10 M I N  175 TO 20c 2.0  
I I t I 1 
1 1  Y 1 0 - 2 0 0 0  
L I 
w 
1 0 - 2 0 0 0  
v 
10 M I N  2 00 2 .0  
4 20 -- a 
28 A V G  
----- 
A P P R O X .  
4PPROX 1s 
. P. U. Mr3DEL DATA COMPRESSOR-SUMMARY OF V I B R A  
I cyci---A-= _I =_ - a_- . - I_ __ - >----I__=. 
I I I I 1 I 
r I O N  TEST DATA M S C  8-39- 6 6 -  Z ~ 
I 
~~ 
~ 
1 INCREASING FREQ SWEEP ! 
i 
I 
81 IKA-u I U  
B I T  DRIVER BOARD HIGH FiESPONSE 
INCRgASLNG F R E Q  SWEEP t I U "  .. n * I  r m I 10 20 5 10 
N l  
INCREASING FREQ SWEEP. SAME AS 
I i I 
1 I I I 
s- /7  - '3 

D . P . U  MODEL DATA COMPRESSOR-SUMMKRY OF VIBRA 
30 
~~ 
6 
47.5 1 9.5 
I 
I 
- -. I S A ~ E  T ~ . A N S D ~ J C E R !  POS I T I  04s AS R U N  I 12 
- .___ I t I 
I 
I I I I 
I I 
I 
I S A M E  T P A N S D U C E R  POSITIOP/S AS RUN112 
1 
I I I I 
S A M E  R A N S D U C E R  POSIT10 
18 1 3 . 6  I 
1 I .UE ) 
I 
1 
20 B I 4 
8 9 
GR I AR GR I AR f 
UNIT FAILED TO OPERATE ABOUT 
82.5 16.5 20  CPS. BECAME OPERATIVE AFTER 
TEST. FUZZY TRACES ON #5 FROM 
4 f i  i 
I 
32 6.4 1 56 
I l 
REMARKS 
i i . 1  SPIKES ON #9 FROM 20 CPS UP. I 
a SHARP PEAKS BETWEEN 15-20 CPS 
TWO SWEEPS 5 MIN. EACH 
l l - I L K  
IIF IS FSTIMATFn 
27 5.4 #8 AND 9 EXACT CORRESPONDENCE 
I OF PEAKS 
E 
11.8 3.56 17 3.4 
34 6.8 36.5 7.3 
c 
8.7 1 a74 TFI I u I n n w  SfaFWS ANII WN 
WIRE. LOOSE WASHER FREE I N  BUFFER. 
'I 
3 
' I  
e 
t 
c 
1 
TEST D. P. U. MODEL DATA CQMPRESSOR-SUMMARY OF 
' VIBRATION TEST DATA c 8-39-66-2 
REMARKS 
LUE) 
XECTW I GAL OPERAT I ON OK 
40 EXCESSIVE RESONANCES 
:OMPLETE ELECTRICAL FAILURE TES 
STOPPED AT 20 CPS. CRUSHED WIRE 
1 .  L W  
LF W ' R F  'W R F F - M M O B Y -  
~ I NCREAS I NG FREQ . SWEEP 
INPUT 4 REDUCED 137 .TO 200 CPS 
122 
- 
iO.4 L . V  C 9*8 ! 2.45 
4 .1  19.5 4.87 
I I 
16.3 
I 
I > 
I 
I I 
INPUT g REDUCED AT SEVERAL 
RESONANCE POINTS 
INCREASING FREQUENCY SWEEP. - ~ .-* 1- nrn, ,pen lNrUt Cj K L I J U ~ . ~ ~  AT RESONANCE : 
INCREASING FREQ.SWEEP. INPUT 
g REDUCED AT 137 CPS, RESTORED 
OK 
INCREASING FREO SWEEP 
BROKEN SHIELD I N  #8 CABLE 
3 
1_1 
ERAT I C 
RESPON 
7
INCREASING FREQ SWEEP 
ELECTRICAL OPERATION OK 
 
22.2 
39.3 
, 19.2 
L 
I NCREAS I NG FREQ SWEEP 
ELECTRICAL OPERATION OK 
> 
3.62 12.2 3.05 
t 
INCREASING FRRQ. SViEEP 
ELECTRI CAL OPERATI ON OK 
TEST VIBRATION TABLE FOR 
RESONANCE DATA COMPRESSOR 
REMOVED. NO RRSONANCE 
VELOC 1 TY P I CKUP TRANSDUCER 
USED TO MONITOR TABLE. PURPOSE 
WAS IT CHECK CONTROL WSTEM. 
c 
I 
I F- 5-1 9 03 
8 
I 
1 
II 
1 
I 
TABLE 5-1 ENVIRONMENTA~ 
I . 
I I 
ttl 
L TEST D.P.U. MODEL DATA COMPRESSOR-SUMMARY OF V I B R  
\T ION TEST DATA L/MSC 8-39-66-2 - 
*R  
5.8 
9. REM ARKS 
G R  I A R  
1 1  I 5.5 INCREASING FREQ. SWEEP 
I I POS I TI ONS . W I R E  BROKE 
-x 
+Z 
-\I t 
FIGURE 5-1 DRECTION OF AXES 
-- 
HUN 3, C H A K N E t 7  
Y AX-& y2 
, -  
1-20 
‘ I - I - 1 5 -  
W-? 
-FIGURE 52 
BEFORE { AFTER MODIFICATION (DIFFERENT SCALE 
FACTORS { CHART SPEEDS) 
RESPONSE RECORPS OF RESET MODULE 
4-- 2 2 
FIGURE 5-3 RANDOM VIBRATION INPUT 
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Section 6 
c0mcLus10ms Am m-TIoIJs 
"he functional, packaging and mechanical design was accomplished and proven by 
test t o  meet a l l  established goals and requirements with two exceptions. 
two exceptians are: 
These 
1) Correct performance of t h e  Data Canpressor w a s  
prwen Over the temperature range of -x>OC t o  
+7OoC. Goal vas f o r  perfonnance up t o  +85OC. 
2) Maximum "false" logic level at  the Data Cam- 
pressor inputs vas 0.85 volt when subjected t o  
the high temperature environment. 
a m a x i m u m  "false" logic level of 1.0 vol t  or 
greater Over the ent i re  temperature range of 
Goal was f o r  
-2OOc t o  +85OC. 
These two exceptions t o  the intended performance are not expected t o  result in 
any difficulty in the actual use of the Data Canpressor i n  a space vehicle tele- 
metry s y s t e m .  Also, if the  additional e f for t  is warranted, the c i rcu i t  
design can be improved t o  meet all of the established performance goals. 
By application of informstion obtained f k n ~  test results of t he  first experimental 
flight package, additional f l i g h t  packages can be produced which w i l l  meet the 
established reqyirements. 
On the design and test of the first experimental f l igh t  package, much ef for t  was 
required t o  design around the limitations of the  Texas Instrurnents, Inc. Series 
51 integrated circui ts .  
Appendix A, i n  addition t o  those recumended by the  ci rcui t  manufacturer, be 
observed whenever these c i rcu i t s  are employed i n  new designs. 
It is  recommended that the  precautions stated i n  
The advantage of a canbination of destructive and nondestructive storage in  the  
reference memory was apparent. The use of t h i s  technique i n  the first experimental 
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f l igh t  package permitted a significant reduction i n  the complexity of re- 
programning t o  scconsmodate multiplexer format change. 
where long term r e l i ab i l i t y  of data s t o w  is required, a method of non- 
destructive readant be employed. 
It is recommended that ,  
when both teap-ary and semipermanent data 
n- +n %ha r+nroil +n +hn e-n m e m ~ ~ c ~ .  t-hn3r-e miintl. he d e  between d l  DRO, d l  c y c -  "V "b " Y Y I c - Y  -Ly "- - 1-1"&> -----  -- 
NDRO, or a embination of DRO and mDR0 storage. 
NDRO is capable of high long term re l iab i l i ty  fcr storage of semipermanent data 
and luwer cost than for  all NDRO storage. 
memory within a data coinpressor system, the  canbination of DRO and WlRO storage 
is recanmended. 
The caaibinatian of DRO and 
For the applicatian of a reference 
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1. Lockheed Missiles & Space Company, Annual Technical Report, Advanced 
Telemetry System With Adaptive Capability, by J. A .  Horton, H. I?. Massey, 
and W. E. Smith, Report No. 657617, 30 July 1963 
2. Lc;z’&ccd X i a s i l e s  & @ace Compan.., Opelation - Manual, Advanced Telemetry 
System With Adaptive Capability, (Data Compressor), Model TDC-1, by 
J . A .  Horton and H. IT. Massey, Report No. 8-39-65-4, 1 November 1965 
APPENDIX A 
PFOblems and Precautions in the Application of Texas Instruments, Inc. 
*ees j1 i'ircht y1&-fies 
ExperiEilce gained i n  the design and debugging a system, which employs Texas 
Instruments, Inc., Series 51 C i r c u i t  Modules, has resulted i n  an avareness of 
several limitations which are not clearly evident frm the  ci rcui t  manufac- 
turer's data sheets. 
indicate t h e  nature of the problem. 
-io re'ltte f & r i c & i ~ ~ ~  cr cZrz*&t Getsils t.n %be limitations is not stated 
here. 
problem described and tbat in many applications the  described circui t  m o d u l e  
l imitation may not result i n  a system malfunction. 
problems described here have been encountered. 
correction o r  avoidance of these problems. 
stated here define t he  extent of the limitations for these c i rcu i t  modules.) 
General s ta tements  of these limitations w i l l  be made t o  
Detail analysis of the circui t  nodules, 
Also, it is recognized that some c i rcu i t  modules may not exhibit t he  
However, each of the 
Suggestions are given for 
(Bo c h i n  is made that the problems 
1. Flip-Flops ( S l l 5 l O )  
a) Preset duration -- When connected as a binary eleaent, with both 
clock and preset inputs used, the c i rcu i t  may not respond cor- 
rec t ly  t o  preset inputs of shor t  duration. 
case where the  preset follows immediately after a clock pulse. 
In t h i s  example, the final state of the c i rcu i t  may not corre- 
spond t o  t h e  preset state if  the preset pulse duration is too 
short. Experimentally, it has been observed that incorrect 
operation of the  binary element may result with a preset dura- 
t ion of 2 yseconds or less at room temperature and 6 &seconds 
or  less at + e 0 C .  
at high temperature when a preset duration exceeding 10 kcseconds 
is  employed. Suggested design rules  t o  avoid t h i s  problem are: 
(1) avoid use of preset input if possible; (2) avoid presetting 
imediately after a clock input; and (3)  if  (1) and (2) cannot 
be achfeved, use a preset d-uatim of at least 10 pseconds and 
preferably nuch longer. 
An example is t h e  
Proper operation cau generally be expected 
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b)  Coupling fran output t o  preset input -- This problem may be 
observed w i t h  both binary and s h i f t  regis ter  connections of 
t h e  module. 
shift register, w i t h  the  preset input of all stages driven 
fron a c m o n  source, undesired presetting of sane of the 
stages nay result. This is caused by current flow fran the  
preset input of the offending module t o  preset inputs of t h e  
other modules whenever the state of the offending nodule is 
changed. 
are connected as binary stages of a counter w i t h  preset inputs 
driven from a camon source. Also, even when the  offending 
nodale is  operated individually as a binary element, t he  rise 
t i m e  of the  output on pin 6 may be degraded. 
rules t o  avoid t h i s  problem are: (1) if  the preset i s  used, 
provide a low DC resistance path t o  logic ground; (2) i f  the 
the preset input i s  not  used, connect t h e  preset input directly 
t o  logic ground. 
When connected as one stage of a multi-stage 
Similar results can be observed when these nodules 
Suggested design 
c)  Coupling fron output t o  clock input, binary connection -- When 
connected as a binary stage, changing the  state of the fl ip-flop 
while the clock input is high produces negative-going noise a t  
the clock input. A l s o ,  when negative-going noise is applied t o  
a high collector output, w i t h  the clock input high, negative- 
going noise at  t h e  clock input w i l l  be produced. This effect  
has been found t o  be sufficient t o  result in t h e  amplification 
of noise i n  a r ipple  counter i n  t h e  reverse direction t o  n o m 1  
signal f l o w .  A l s o ,  when the  rfpple counter has several stages, 
noise produced by presetting t h e  last stage has been amplified 
t o  the extent of causing the t h i r d  o r  fourth stage, pr ior  t o  
the last, t o  f l i p .  Again, it nust be remembered tha t  a required 
condition t o  produce t h i s  undesired reverse propagation is  that 
the clock input be driven from the  collector of a preceding 
stage which is  in t h e  high voltage state. 
t o  follow t o  avoid t h i s  problem are: 
Suggested design rules 
(1) avoid presetting a 
A -2 
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I 
Continued 
stage of t he  ripple counter when t h e  above condition exists f o r  
preceding stages; (2) i f  (1) cannot be followed, provide a diode- 
res i s tor  decoupllng network betveen the clock input and t he  
collector of the preceding stage t o  prevent reverse propagatian. 
Internal coupling t o  clock input and clock input sensitivity, 
shif% register connectian -- When several modules are employed i n  
a s h i f t  register, with a common source f o r  the s h i f t  clock, t h e  
combination of internal coupling t o  the  clock input and the  sensi- 
t i v i t y  t o  mall voltage swings at the  clock input can produce 
false shift ing of sone stages. 
states of sane of the stages are changed when t he  sh i f t  clock 
l ine  is i n  t he  high voltage state. 
several stages change, as a result of the f a l l  of the shift clock 
pulse, a d l  positive pulse occurs on the s h i f t  l ine  immediately 
following the fall of the shif t  clock pulse. 
pulse has the  effect  of another clock pulse fo r  the  more sensitive 
nodules -- especially at high temperature and when 10 or  more 
modules are driven from the same source. 
t o  reduce these problems are: 
l i ne  t o  be low whenever the state of any register stage is changed 
by means other than the  clock input; (2) use a clock source which 
can provide drive in both directions, such as a St?5l'j' "clock driver"; 
(3)  split-up the  shift l ine  into two or  more lines and drive each 
line fm a sepasate clock source; (4) provide a l w  resistance path 
fron the s h i f t  l i ne  t o  ground during the  l o w  state of t h e  s h i f t  
clock -- especially inmediately following the fa l l  of the  clock 
pulse such tha t  noise does not exceed + 0.5 volt  above logic ground. 
'Ihis is especiaiiy true if tiie 
A l s o ,  when the state of 
This small positive 
Suggested design rules 
(1) arrange f o r  the sh i f t  clock 
Clock amplitude versus logic level  -- For shift regis ters  and 
counters it has been observed that, t o  insure correct operaticn, 
the clock pulse amplitude should not exceed the level of the 5 or 
R steered inputs. 
- 
This is  especially troliblesome with ripple 
A-3 
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e) Continued 
counters where the clock input of one stage is driven by the 
logic output of t h e  preceding stage. 
rules are suggested t o  avoid or  mbimize t h i s  problem: 
(1) for  shift register clocking, l i m i t  the maximum clocic puise 
ampli tude t o  approximately one-half (1/2) the noxmal high logic 
level; (2) if  a clock input is driven from a s t e  collector 
output, provide I#: losding t o  logic ground t o  lower the hi# 
level output frw the gate; (3) for  ripple counters, l i m i t  the 
clock pulse Smplitude applied t o  the f i r s t  stage t o  approxi- 
mately one-half (1/2) the normal high logic level and maintain 
equal loading on al l  collector &pu-ts or" the  c3ii i i tsr. 
The following design 
2. Circuits with emitter-follower outputs (SI511 and SN513) 
Difficult ies have been experienced i n  most attempts t o  use the emitter 
folluwer outputs of these modules. This problem lies primarily i n  the 
fac t  that, fo r  a l o w  level  out, the output is clamped t o  t h e  ground 
thraugh a diode plus a transistor fn series. 
falls to approximately me volt, the hpedance t o  ground is relatively 
high. 
follouer outputs and short (I t o  2 fisecmds) dmticm pulses are in- 
volved, saae of the m t e  inputs may not be sufficiently turned off. 
As previously indicated this type of emltter-follower output is not  
a t a b l e  for driving multfple clock loads such as shift registers. 
The following design rules are wlg69ested: (1) where high speed in 
achieving the low logic level  is imporkrt, use of these emitter- 
followers s h d d  be avoided or a DC load to ground should be cannected 
(when DC loading t o  ground is used, the fan-out and module power dis-  
sipation must be checked); (2) alternate circuits,  such as the SlV517 
"clock driver" module should be used t o  drive multiple clock inputs. 
Thus, after the output 
When several gate inputs are driven by one of these emitter- 
A -4 
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A l l  types of gates listed here have been observed t o  exhibit signal 
feedback A.am Orrtput t o  input during the  rise of output voltage. 
When the feedback is t o  8 driven input, 8dditiaascrl drive c0nsiih-a- 
tions are required. 
input (an input driven directly fran the  emitter-follarer output of 
a m11 or srJ513 m o d u l e  can be considered t o  be in  t h i s  category), 
the output rise time will be degzaded. Suggested design rules, t o  
avoid problems due t o  this output-to-input cclupling, axe: (1) all 
unused gate inputs should be connected t o  logic ground; and (2) when 
speed is important, provide a low resiskance path fmiii the 421put tn 
ground when the logic level is l a w .  
When the  feedback is t o  811 unused and ungrounded 
4. Sensitivity t o  high frequency noise at gate inputs (SN512, SI?513, 
Wl4,  and f W 1 5 )  
For the gates l i s t ed  here, it has been &served that, when a l l  but 
one input are lw, a fast negative-going noise spike of approximately 
one volt i n  amplitude, at the input which is high, can produce a 
positive-going spike at  the  gate output. This occurs even though 
the absolute voltage at this input i s  never below + 3 vol ts  above 
ground. 
capscitor in the gate input circuit.) 
the  preset input of a flip-flop, undesired presetting can result. 
Since the fall time of the  spiltes required t o  cause malfunction is 
faster than the fall time produced by the series 51 modules, and the 
cross coupLed noise wfthin actual systems is d y  less than one 
volt, t h i s  problem is not observed when series 5l. modules 8se opera- 
ting together. 
possibil i ty of noise pick-up. 
be avoided by nonnal shielding and groundin@;. 
(The noise spike is apparently coupled through t h e  speed-up 
when the gate &put drives 
However, at each "black box" interface, there i s  a 
It is expected t h a t  this problem vi11 
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1.0 scope 
It is the  purpose of t h i s  specification to define performance requirements ror  
the Data Compression equi-t employed in  a flyable vehicle borne advanced 
telemetry system with adaptive capability. 
existing vehicle telemetry equipment, the specification for this existing vehicle 
equipent is not included herein. !&erefore, these specifications are rest r ic ted 
t o  those requimments t o  be m e t  by the eqyiprnent which provides bandwidth can- 
pressim, herein referred t o  as the "Data Cornpressor". Detailed envircnvnental 
speelficatims are not included herein. 
Althaugh the merall system includes 
2.0 Performance Fkq@mwnts 
2.1 General 
The data caupressor shal l  exarnine L e  FQ data produced by the vehicle telemetry 
equipment for redundmt properties, and produce an output for transmission which 
includes anly the infonsaticm necessary for reproducing the  data on t he  ground. 
These performance requirements shall be met when the equipnent is sribjected t o  
emir-ents typical of spcrce vehicles. 
ment to  meet these performance requbements when tested per test standard 
50M60005, issued by RASA-George C. Marshall Space Flight Center. 
It shall. be 8 design goal for the equip- 
2.2 Isprts 
The data campressor shal l  aperate when the following inputs an? provided. 
otherwise specified, logic and synchmnization input levels shall have nanfnnl 
values of zero vol ts  for "false" and +5 volts  for "true". When loaded by the 
input circuits of a T.I. -14 g s t e  module or equivalent (approximately 2OK 
shunted by approximately 60 piccxfarads), the 
and the minimum "true" shall be +3.9 volts. 
damaged by any input level of less than +8 volts.  
Unless 
"false" shall be +1.0 volt  
Iq$c input circui ts  shall not be 
33-1 
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A- System Clock - Both 144 KC and 288 KC system clock rates shall be 
accazrmodsted by appropriate preflight programming. 
B. ika&i  ea- -y-c - Correct synchronization shall be maintained provided 
tha t  the input master fmne synchronization pulses are as follows: 
1) F r e p c y  - 4 per secimd (once each multipl- master 
frame period). 
2) Duration - In excess of 200 microseconds but less than 
8 milliseccnds. 
e. 2) Timing - As specified by Fig. B-1. 
4) R i s e  Time - Maximum of 2 microsecaglds t o  a level  of 
+3.2 volts.  
c -  Data Sample Magpituck - 10 bits in parallel form. 
D. Camand (A.aa vehicle carmend system) - x) b i t s  in parallel. 
loaded by the input c i rcu i t s  of two T.I. SR!j14 gate modules or equi- 
valent (approximately 1OK shunted by approxfmately 120 picofarads), 
the camnand input logic levels shall M e  a wurlmum "false" level of 
+l.O volt  and a minimum '*true" level of +3.9 volts-  
si@ that a valid camnand is available. 
signal operatiam to  be executed w i t h i n  the data campressor. 
the 19 b i t s  shall be: 
When 
One-bit shall 
The remaining 19 b i t s  shall 
U s e  of 
1. Channel Address - 13 b i t s  
2. 
3. 
4. 
Predicticn Tolerance Limits - 3 b i t s  
Priority Tag - 1 b i t  
Define Casmesded Function - 2 b i t s  
E. Programmed Inhibit - This input s h a l l  be +28 f 4.2 volts, with reference 
to hput power gruund, whenever it is desired t o  inhibit processing of 
wxsmmt current drain cm data Elated  t o  specific time-slat gro\tg(s). 
t h i s  input shall be 20 uilliamperes. 
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D ( M i n i m u m  Duration) = 3 system clock periods (dO.4 px) 
E (End of Availability) = 40 s y s t e m  clock periods, nin. (439 &see) 
S (Start of Availability) = 37 system clock periods, max. (d28.5 psec) 
part A - Relationship for 288 KC System Clock 
M. F. S. "B" 
D (Minimum Duration ) = 3 system clock periods ( a . 8  pec.) 
E (End of Availability) = 20 system clock periods, m i n .  ( d 3 9  psec.) 
S (Start of Availability) = 17 system clock periods, max. ( d l 8  pec.) 
Part B - Relationship for 144 KC System Clock 
Fig. B-1 -- Timing Relationships Between Master Frame Synchronization Pulses 
and the Availability of First Data Sample of Master F'rame 
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F. Power - Input parer shall be 15 watts maximum or 22 watts maximum f o r  
system clock rates of 144 KC and 288 E, respectively, when operating 
from an unregulated parer source of +28 2 4.2 vol t s  D.C. 
A. Cammutation Rate - 7200 or 14,400 samples per second correspmding t o  
system clock rate of 144 KC or 288 KC, respectively. 
C h a n n e l  Sampling Rates - 4, 12, 40 and 120 samples per second. 
COmnartaticm Foxmat - Data samples assembled in the  time-division m u l t i -  
plex format and rates described here shall be processed by the data 
compressor. 
B. 
C. 
1. 
2. 
3.  
4. 
Time-Siots - T k  dsta sm~les w s l l b e  available for transfer into 
the data compressor at prescribed time-slots re la t ive t o  the leading 
edge of a master frame sync pulse. 
of approximately 20 system clock pulses. 
Each t ine-slot  has a duratim 
Main Frames - A main frame cms l s t s  of a group of e i ther  60 or  120 
consecutive time-slots corresponding t o  system clock rates of 14.4 KC 
and 288 KC, respectively. 
second. 
Main frames occur at a rate of 120 per 
Master Frame - A master m e  includes a sequence of 30 main A-ames. 
Time-slot Groups - The time-slots within a msin frame may be con- 
sidered t o  be grouped into the-slot .  groups i n  a manner such that 
the channel sampling rate(s)  of data contained in each time-slot 
group is assimable indepmdent of the channel sampling rate(s)  
assigned t o  data in all other time-slut groups. 
t o  accomplish this is defined by: 
Time-slot grouping 
Groug Time-slot Posit i a  
I (1 + a) 
I1 e+ 
I11 (1 + 4N) 
V ( 3  + 4H) 
Iv (2 + 4N) 
V I  (4 + 4N) 
V I 1  Last three of main frame 
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Where N includes zero and all positive integers through the highest 
number corresponding t o  the m a x i m u m  number of t i m e - s l o t s  within a 
main frame that may contain active data samples. 
lxmiticm" referred t o  here is the  position of a time-slot re la t ive 
t o  the  beginning of a main frame. 
The "time-slot 
Time-slot Groups I, I1 andVII apply when a system clock rate of 
la KC is used. Time-slot Groups 111, IV, V, V I  and VI1 apply when 
a system clock rste of 288 KC is used. 
contain information t o b e  processed. 
Time-slot Group VI1 does not 
5 .  CoPnbina t icQa ut' Chaiiixel CsiiiiiiUhg ?ate= - t k e - s l o t  within a 
main frame may contain data of any one of the  four sampling rates. 
Hawever, a l l  data associated with the same t h e - s l o t  group must all 
be at 12 and/or 120 SPS ra te(s> or a l l  a t  4 and/or 40 SPS ra te(s) .  
2.4 Outputs 
The data compressor shall provide outputs as follows: 
A. Cunpressed pcpll Signal - A compressed PCM output sha l l  be pruvided. This 
output shall be in a serial '%F?Z-Space" format. The output amplitude 
shall be a minimum 7.0 vol t s  peak-to-peak with a maximum rise time of 
3.0 microseconds (104 t o  905 amplitude) when measured across a load 
consisting of a 200 ohm resistor and a 0.003 microfarad capacitor i n  
parallel. 
PCM 0LrtpUt: 
The follaving information shall be present i n  the compressed 
1. PCM Data Word - The PCM data word sh8ll include 10 bits for data 
sample magnitude and 6 or 7 bits, as require&, which defines the 
time position of the data sample within a multiplexer main frame. 
2. PCM Synchronization C o d e  - The FCM synchronization code shall be 
present in  the output once each 66 output word times. 
code shall be 32 b i t s  long when t h e  system clock is 144 KC and 34 
b i t s  long when t h e  system clock is 288 KC. 
The FVM sync 
B-5 
3. Frame Synchronization C o d e  - A frame sync code shall be present 
in t he  output mce for each multiplexer main frame. 
sync shall i d e n t i e  the specific multiplexer main frame within a 
multiplexer master frame sequence and identify the  master frame 
w i t h i n  a sequence of 16 master frames. 
The frame 
4. Buffer Fullness Word - A 
cmce every 16 multiplexer master frsmes which signals the fullness 
of the b d f e r  memory at the t i m e  that the  buffer fullness word 
enters the buffer. 
word shall be present in the output 
* 
B. PCM. B i t  Rate - The PCM output b i t  rate shall be preflight pmgmmmable 
fo r  values given by the expresshi, Z i t  !%e = * 
where n is  programmable fo r  any integer from 3 t o  16. 
stem clock rate 
2 n  
C. Camand Acceptance Pulse - A separate pulse output, not associated with 
the data output, shall be pravided within 500 milliseconds after receipt 
of a valid command which siepals t h e  execution of the command within 
t h e  data canpressor. 
of at least 4 volts. 
emitter-follower stage (minimum output coupling capacitance of 50,000 
picofarads). 
proximately 15 microseconds. 
This pulse shall be positive going with amplitude 
This output shall be capacitively coupled fms an 
"he camand acceptance pulse shall have a duration of ap- 
2.5 
A zero-order, floating-aperture prediction cri terion shal l  be employed t o  deter- 
mine which data samples represent significant new information. 
tolerance limits shal l  be assigned, v i a  the c(mnnand input, independently for each 
data source (multiplexer input). 
scale for samples of 10-bit e t u d e ,  shall be *O.l$ (LSB), m.78$, '1.564, *3-13$, 
k6.258 and *12.5$. 
Method of New Data Acceptance 
The predict im 
The possible limits, i n  terms of percent of full 
2.6 Progrannnable Control Logic 
Control logic shall be pmvided which can be programmed t o  control data acceptance 
as a function of a set of h p u t  logic signals. 
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A. Control h g i c  Inputs - The following logic signals shall be provided, 
within the data compressor, as inputs t o  the cantrOl logic: 
1. 
CI 
C. 
3. 
4. 
5 -  
6. 
7. 
Ccuunanded (via vehicle cummud system) "force accept". 
% r ~  si@= ljhirh indicate two specific canbinations of 
stored prediction tolerance limits. 
Stored prior i ty  tag. 
Stored "redundant sample" tag. 
Six inputs, each of which indicates a decoded range of buffer 
memory fullness. 
Pour inputs, sazh cf mmespnds t o  a specific channel 
sampling rate. 
indic8tes the chamel sampling rate fo r  the data sample cur- 
rently being processed by the canparator logic. 
Four inputs, each of which corresponds t o  the time-slot group 
t o  which the ,&ta sample currently being processed belcmgs. 
A "true" condition for each of these inputs 
B. Control Logic Output Functions - In  response t o  the inputs per paragraph 
2.6A and t o  the  control lcgic pro&rannab& the following functions shall 
be accaqplished: 
1. Permit normal prediction and comparison t o  control data acceptance. 
2. Increase prediction tolerance limits (aperture size) t o  twice 
normal value. 
3. Increase prediction tolerence limits t o  four times normal value. 
4. Force acceptance of a data ssnple. 
5 .  Force rejection of a data sample. 
C. Exsmples of Control Logic Programming Capability - A few of the  basic 
programmizg possibi l i t ies  are listed here i n  brief form. 
examples is not intended t o  imply specific limits of control logic pro- 
gramming capability. 
This list of 
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D. 
Emmples : 
1. An increase in  prediction tolerance limits for higher levels of 
buffer memory fullness may be achieved. 
which as increase in limits occurs could be made dependent upcm 
time-slot &roup, c-1 sampling rate and/or <ne s t m i i  FiiGrftY 
tag. However, data samples from data channels which are assigned 
prediction tolerance limits of S.l$ w i l l  not be processed with 
increased limits. 
Regeetion of a data sample at  higher levels of buffer fullness. 
Again, t he  fullness level  a t  which a specific data sample is re- 
Jected could be made dependent upon the  time-slat group, channel 
sampling rate and/or the stored pr ior i ty  tag. 
Acceptance of a redundant data sample may be achieved when buffer 
memory fullness is law andthe  "redundant sample" tag is "true". 
The level of fullness at 
2. 
3.  
Fixed frogrananed Functions - Certain inputs or combinations of inputs 
shall a l m s  produce a specific control logice &put function. These 
fixed conditions are: 
1. When t h e  buffer memory fullness is within the lawest detected full- 
ness range, all data samples processed shall be accepted. 
2. When the buffer memory fullness is within the highest detected full- 
ness range, all data samples processed w i l l  be rejected, except for 
those samples which are processed cmcurrent with a connnanded "force 
accept" h p u t  per paragraph 2.6.~.1. 
3. One data sample w i l l  be accepted f r a n  any data channel addressed 
with "force accept" camand. 
2-7 Conmanded Functions 
The data compressor shall be capable of executing the following operations when 
a valid input command from t he  vehicle cmmaud system is applied. 
A. Change stored prediction tolerance l i m i t  and pr ior i ty  tag assigned t o  
the addressed data channel. 
B. Force acceptance of one sample from the addressed data channel. 
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2.8 Redundant Sample Pravisims 
Capability shall be provided t o  accept redundant data samples t o  prevent the 
buffer memory fran becoming empty and t o  transmit conf'iming samples fo r  near- 
s t a t i c  data channels. 
hebwen available transmitter bandwidth and the bandwidth required for "signi- 
ficant" data samples. The bandwidth available for redundant data samples shall 
be ut i l ized i n  a manner such t b a t  the mRximunt time between t w o  cmsecutive data 
samples transmitted fraa each data source is minimized. 
The technique employed shall u t i l i z e  the difference 
2.9 Reference Memory 
The reference memory, required t o  implement the  method of new data, acceptance 
per paragraph 2.5, shall  have a basic storage capacity of 480 words (each word 
of storage acca;nn&tes me data source). 
struction of t h i s  m e m q ,  for the purpose of ecmaay, with less than the basic 
capacity. A means shall be provided t o  program the reference memoryto accm- 
m o d a t e  input data w i t h i n  the limits of paragraph 2.3. 
The basic design shall pemit con- 
2.10 Buffer Memory 
To p e r m i t  a constant output rate, a buffer memory shall be provided which stores 
data samples accepted a t  an irregular rate and provides outputs as required t o  
maintain a constant system output rate. 
A. Storage Capacity - The b e e r  memory shal l  have storage capacity of 
1,024 words. 
B. Fullness Detection - Means shall be provided t o  continuous3y detect 
the state of fullness of the buffer memory. 
levels shall be detected and a logic output (for use internally unly - 
not an output of the Data Compressor) provided for each of these 6 
levels. 
level at one and only one level of buffer fullness. (For example, 
if the fullness is neaz empty and the logic level is "false", then 
as the fullness increases twards Full, the  logic level shall change 
t o  "true" at a specified level of fullness and remain "true" unt i l  
A mhimunt of 6 Arllness 
Each of these 6 logic outputs shall have a change i n  logic 
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1 w 8-39-66-2 
I 
B. Cont hued 
the fullness is reduced below t h a t  specified level of fullness.) 
The lowest fullness level detected shall be at 4 words. 
ing 5 Z'dhess fc;ele 5etect.ed. &all each be programmable independently 
in  increments of 16 words o r  less. 
The remain- 
2.u. special Prograaaning capability 
In addition t o  programing provisions described elsewhere, a capability shall 
be included t o  permit inhibiting the  processing of data samples corresponding 
t o  any specific time-slot p x p ( s ) .  
ti~e-shct gnxpn. 1 
the system output of al l  data samples corresponding t o  specific time-slot 
group( s) . 
flight programning of the system operations. 
data related t o  specified time-slat graup(s) for  the ent i re  duratian of flight. 
It shall also be possible t o  exclude data corresponding t o  other specified 
time-slot group(s) by application of the "programmed inhibit" (Paragraph 2.2.E). 
(See m p h  2.3 fo r  definition of 
The effect  of this pruvision is t o  permit exclusion from 
The data excluded fran the system output shall be determined by pre- 
It shall be possible t o  exclude 
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